

Features

- ESD Protect for Super Speed Differential Signaling (above 5Gb/s) channels
- Protects six I/O lines and one V_{DD} line
- Provide ESD protection for each channel to IEC 61000-4-2, (ESD) $\pm 15\text{kV}$ (air), $\pm 8\text{kV}$ (contact)
- For 5V and below 5V operating voltage
- Ultra low capacitance: 0.35pF max.
- Fast turn-on and Low clamping voltage
- Array of surge rated diodes with internal equivalent TVS diode
- Solid-state silicon-avalanche and active circuit triggering technology
- Back-drive protection for power-down mode
- **Green part**

Applications


- USB3.0
- High Speed I/O Ports in Any Electronic Product

AZ1065-06Q is a design which includes surge rated diode arrays to protect high speed data interfaces. The AZ1065-06Q has been specifically designed to protect sensitive components which are connected to data and transmission lines from over-voltage caused by Electrostatic Discharging (ESD).

AZ1065-06Q is a unique design which includes surge rated, ultra low capacitance steering diodes and a unique design of clamping cell which is an equivalent TVS diode in a single package. During transient conditions, the steering diodes direct the transient to either the power supply line or to ground line. The internal unique design of clamping cell prevents over-voltage on the power line, protecting any downstream components. Besides, there is a back-drive protection design in AZ1065-06Q for power-down mode operation.

AZ1065-06Q may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 ($\pm 15\text{kV}$ air, $\pm 8\text{kV}$ contact discharge).

Description










SPECIFICATIONS

| ABSOLUTE MAXIMUM RATINGS | | | |
|------------------------------------|-----------|----------------------------|-------------|
| PARAMETER | PARAMETER | RATING | UNITS |
| Operating Supply Voltage (VDD-GND) | V_{DC} | 6 | V |
| ESD per IEC 61000-4-2 (Air) | V_{ESD} | ± 15 | kV |
| ESD per IEC 61000-4-2 (Contact) | | ± 8 | |
| Lead Soldering Temperature | T_{SOL} | 260 (10 sec.) | $^{\circ}C$ |
| Operating Temperature | T_{OP} | -40 to +85 | $^{\circ}C$ |
| Storage Temperature | T_{STO} | -55 to +150 | $^{\circ}C$ |
| DC Voltage at any I/O pin | V_{IO} | (GND - 0.5) to (VDD + 0.5) | V |

| ELECTRICAL CHARACTERISTICS | | | | | | |
|--------------------------------------|--------------------|---|-----|------|------|----------|
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| Reverse Stand-Off Voltage | V_{RWM} | Pin 8 to pin 7, $T=25^{\circ}C$ | | | 5 | V |
| Reverse Leakage Current | I_{Leak} | $V_{RWM} = 5V$, $T=25^{\circ}C$, Pin 8 to pin 7 | | | 2.5 | μA |
| Channel Leakage Current | $I_{CH-Leak}$ | $V_{Pin 8} = 5V$, $V_{Pin 7} = 0V$, $T=25^{\circ}C$ | | | 1 | μA |
| Reverse Breakdown Voltage | V_{BV} | $I_{BV} = 1mA$, $T=25^{\circ}C$, Pin 8 to Pin 7 | 6 | | | V |
| Forward Voltage | V_F | $I_F = 15mA$, $T=25^{\circ}C$, Pin 7 to Pin 8 | | 0.8 | 1.2 | V |
| ESD Clamping Voltage -I/O | V_{clamp_io} | IEC 61000-4-2 +6kV, $T=25^{\circ}C$, Contact mode, Any Channel pin to Ground | | 13 | | V |
| ESD Clamping Voltage -VDD | V_{clamp_VDD} | IEC 61000-4-2 +6kV, $T=25^{\circ}C$, Contact mode, VDD pin to Ground | | 10 | | V |
| ESD Dynamic Turn-on Resistance -I/O | $R_{dynamic_io}$ | IEC 61000-4-2, 0~+6kV, $T=25^{\circ}C$, Contact mode, Any Channel pin to Ground | | 0.35 | | Ω |
| ESD Dynamic Turn-on Resistance -VDD | $R_{dynamic_VDD}$ | IEC 61000-4-2, 0~+6kV, $T=25^{\circ}C$, Contact mode, VDD pin to Ground | | 0.2 | | Ω |
| Channel Input Capacitance-1 | C_{IN_1} | $V_{pin8} = 5V$, $V_{pin7} = 0V$, $V_{IN} = 2.5V$, $f = 1MHz$, $T=25^{\circ}C$, pin 1~4 to pin 7. | | 0.27 | 0.35 | pF |
| Channel Input Capacitance-2 | C_{IN_2} | $V_{pin8} = 5V$, $V_{pin7} = 0V$, $V_{IN} = 2.5V$, $f = 1MHz$, $T=25^{\circ}C$, pin 5~6 to pin 7. | | 0.32 | 0.4 | pF |
| Channel to Channel Input Capacitance | C_{CROSS} | $V_{pin8} = 5V$, $V_{pin7} = 0V$, $V_{IN} = 2.5V$, $f = 1MHz$, $T=25^{\circ}C$, Between Channel pins | | 0.05 | 0.07 | pF |



Typical Characteristics



Applications Information

A. Design Considerations

The ESD protection scheme for system I/O connector is shown in the Fig. 1. In Fig. 1, the diodes D1 and D2 are general used to protect data line from ESD stress pulse. The diode D3 is a back-drive protection design, which blocks the DC back-drive current when the potential of I/O pin is greater than that of VDD pin. If the power-rail ESD clamping circuit is not placed between VDD and GND rails, the positive pulse ESD current (I_{ESD1}) will pass through the ESD current path1. Thus, the ESD clamping voltage V_{CL} of data line can be described as follow:

$$V_{CL} = \text{Fwd voltage drop of D1} + \text{Breakdown voltage drop of D3} + \text{supply voltage of VDD rail} + L_1 \times d(I_{ESD1})/dt + L_2 \times d(I_{ESD1})/dt$$

Where L_1 is the parasitic inductance of data line, and L_2 is the parasitic inductance of VDD rail.

An ESD current pulse can rise from zero to its peak value in a very short time. As an example, a level 4 contact discharge per the IEC61000-4-2 standard results in a current pulse that rises from

zero to 30A in 1ns. Here $d(I_{ESD1})/dt$ can be approximated by $\Delta I_{ESD1}/\Delta t$, or $30/(1 \times 10^{-9})$. So just 10nH of total parasitic inductance (L_1 and L_2 combined) will lead to over 300V increment in V_{CL} ! Besides, the ESD pulse current which is directed into the VDD rail may potentially damage any components that are attached to that rail. Moreover, it is common for the forward voltage drop of discrete diodes to exceed the damage threshold of the protected IC. This is due to the relatively small junction area of typical discrete components. Of course, the discrete diode is also possible to be destroyed due to its power dissipation capability is exceeded.

The AZ1065-06Q has an integrated power-rail ESD clamped circuit between VDD and GND rails. It can successfully overcome previous disadvantages. During an ESD event, the positive ESD pulse current (I_{ESD2}) will be directed through the integrated power-rail ESD clamped circuit to GND rail (ESD current path2). The clamping voltage V_{CL} on the data line is small and protected IC will not be damaged because power-rail ESD clamped circuit offer a low impedance path to discharge ESD pulse current.




Fig. 1 Application of positive ESD pulse between data line and GND rail.



B. Device Connection

The AZ1065-06Q is designed to protect six data lines and one power rail from transient over-voltage (such as ESD stress pulse). The device connection of AZ1065-06Q is shown in the Fig. 2. In Fig. 2, the six protected data lines are connected to the ESD protection pins (pin1, pin2, pin3, pin4, pin5, and pin6) of AZ1065-06Q. The ground pin (pin7) of AZ1065-06Q is a negative reference pin. This pin should be directly connected to the GND rail of PCB (Printed Circuit Board). To get minimum parasitic inductance, the path length should keep as short as possible. In addition, the power pin (pin 8) of AZ1065-06Q is a positive reference pin. This pin should directly connect to the VDD rail of PCB., then the VDD rail also can be protected by the power-rail ESD clamped circuit (not shown) of AZ1065-06Q.

AZ1065-06Q can provide protection for 6 I/O signal lines simultaneously. If the number of I/O signal lines is less than 6, the unused I/O pins can be simply left as NC pins.

In some cases, systems are not allowed to be reset or restart after the ESD stress directly applying at the I/O-port connector. Under this situation, in order to enhance the sustainable ESD Level, a 0.1 μ F chip capacitor can be added between the VDD and GND rails. The place of this chip capacitor should be as close as possible to the AZ1065-06Q.

In some cases, there isn't power rail presented on the PCB. Under this situation, the power pin (pin 8) of AZ1065-06Q can be left as floating. The protection will not be affected, only the load capacitance of I/O pins will be slightly increased. Fig. 3 shows the detail connection.




Fig. 2 Data lines and power rails connection of AZ1065-06Q.




Fig. 3 Data lines and power rails connection of AZ1065-06Q. VDD pin is left as floating when no power rail presented on the PCB.



C. Application

AZ1065-06Q is designed for protecting high speed I/O ports from over-voltage caused by Electrostatic Discharging (ESD). Thus, a lot of kinds of high speed I/O ports can be the applications of AZ1065-06Q, especially, the USB3.0 port.

USB3.0 Protection for Super Speed Differential signals

USB3.0 is expected to transmit and receive above 5Gb/s data, which needs differential signaling. For differential signaling, keep the differential impedance at constant is the most importance.

ESD protection devices have an inherent

junction capacitance. Usually, this added capacitance on an USB3.0 port will cause the impedance of the differential pair to drop to interfere with the signaling. The AZ1065-06Q presents only **0.35pF** max. capacitance to each differential signal while being rated to handle 8kV ESD contact/air discharges as outlined in IEC 61000-4-2 and providing a low clamping voltage to protect the downstream devices.

Therefore, AZ1065-06Q is the most suitable ESD protector for USB3.0 I/O port and other high speed, above 5Gb/s, I/O ports in any electronic product. Fig.4 shows the PCB layout example for USB3.0 I/O port. Fig. 5 shows the 5GHz Eye Diagram when the AZ1065-06Q is used. No degradation is observed.




Fig. 4 USB3.0 ESD Protection by using AZ1065-06Q.





Fig. 5 The 5GHz Eye Diagram when AZ1065-06Q is used.



PACKAGE OUTLINE




| Symbol | Millimeters | | Inches | |
|----------|-------------|-------|-------------|-------|
| | min | max | min | max |
| A | 0.800 | 1.200 | 0.031 | 0.047 |
| A1 | 0.000 | 0.200 | 0.000 | 0.008 |
| A2 | 0.750 | 0.970 | 0.030 | 0.038 |
| b | 0.280 | 0.380 | 0.011 | 0.015 |
| C | 0.130 | 0.230 | 0.005 | 0.009 |
| D | 2.900 | 3.100 | 0.114 | 0.122 |
| e | 0.65 BASIC | | 0.026 BASIC | |
| E | 4.700 | 5.100 | 0.185 | 0.201 |
| E1 | 2.900 | 3.100 | 0.114 | 0.122 |
| L | 0.400 | 0.700 | 0.016 | 0.028 |
| θ | 0° | 8° | 0° | 8° |

*NOTES : DIMENSION " D " DOES NOT INCLUDE MOLD PROTRUSIONS OR GATE BURRS.
MOLD PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.006 INCH (0.15 MM) PER SIDE .
DIMENSION " E1 " DOES NOT INCLUDE MOLD PROTRUSIONS MOLD PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.25 MM) PER SIDE .



LAND LAYOUT




| Dimensions | | |
|------------|------------|--------|
| Index | Millimeter | Inches |
| A | 0.41 | 0.016 |
| B | 1.02 | 0.040 |
| C | 0.65 | 0.023 |
| D | 4.8 | 0.189 |

Notes:

This LAND LAYOUT is for reference purposes only. Please consult your manufacturing partners to ensure your company's PCB design guidelines are met.

MARKING CODE



118 = Device Code
YW = Date Code
XX = Control Code
G = Green part

| Part Number | Marking Code |
|------------------------------------|--------------|
| AZ1065-06Q | 118 |
| AZ1065-06Q (Engineering Sample) | 1065Q |

Ordering Information

| PN# | Material | Type | Reel size | MOQ/interal box | MOQ/carton |
|----------------|----------|------|-----------|-------------------|----------------------|
| AZ1065-06Q.RDG | Green | T/R | 13 inch | 1 reel= 3,000/box | 5 box =15,000/carton |



Revision History

| Revision | Modification Description |
|---------------------|---|
| Revision 2008/10/13 | Preliminary Release. |
| Revision 2008/10/28 | Add Land Layout Information. |
| Revision 2009/03/12 | Add Typical Characteristics. |
| Revision 2009/06/24 | Formal Release. |
| Revision 2009/12/26 | Update the PACKAGE DIMENSIONS. |
| Revision 2011/06/18 | 1. Update the Company Logo. 2. Add the Ordering Information. |
| | |