




ST3426 Pb
N Channel Enhancement Mode MOSFET

3.0A

DESCRIPTION



The ST3426 is the N-Channel logic enhancement mode power field effect transistor is produced using high cell density, DMOS trench technology. This high-density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high side switching.

PIN CONFIGURATION SOT-23



1.Gate 2.Source 3.Drain

PART MARKING SOT-23



Y: Year Code A: Process Code



ST3426 Pb
Lead-free

N Channel Enhancement Mode MOSFET

3.0A

ABSOULTE MAXIMUM RATINGS (Ta = 25°C Unless otherwise noted)

Parameter	Symbol	Typical	Unit
Drain-Source Voltage	V _{DSS}	60	V
Gate-Source Voltage	V _{GSS}	±20	V
Continuous Drain Current TJ=150°C)	I _D	3.0 1.6	A
Pulsed Drain Current	I _{DM}	16	A
Continuous Source Current (Diode Conduction)	I _S	1.5	A
Power Dissipation	P _D	1.6 1.0	W
Operation Junction Temperature	T _J	-55/150	°C
Storage Temperature Range	T _{STG}	-55/150	°C
Thermal Resistance-Junction to Ambient	R _{θJA}	75	°C/W



ST3426 Pb
Lead-free

N Channel Enhancement Mode MOSFET

3.0A

ELECTRICAL CHARACTERISTICS (Ta = 25°C Unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} =0V, I _D =250μA	60			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1		2.5	V
Gate Leakage Current	I _{GSS}	V _{DS} =0V, V _{GS} =±20V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =48V, V _{GS} =0V			1	uA
		V _{DS} =48V, V _{GS} =0V T _J =55°C			5	
Drain-source On-Resistance	R _{DSS(on)}	V _{GS} =10V, I _D =4.0A V _{GS} =4.5V, I _D =3.0A		80 100	90 110	mΩ
Forward Transconductance	g _{fs}	V _{DS} =4.5V, I _D =3A		10		S
Diode Forward Voltage	V _{SD}	I _S =1.2A, V _{GS} =0V			1.1	V
Dynamic						
Total Gate Charge	Q _g	V _{DS} =15V V _{GS} =10V I _D =6.7A		7		nC
Gate-Source Charge	Q _{gs}			1.2		
Gate-Drain Charge	Q _{gd}			3.0		
Input Capacitance	C _{iss}	V _{DS} =15V V _{GS} =0V F=1MHz		410		pF
Output Capacitance	C _{oss}			200		
Reverse Transfer Capacitance	C _{rss}			26		
Turn-On Time	t _{d(on)} tr	V _{DD} =15V R _L =15Ω I _D =1.0A V _{GEN} =10V R _G =6Ω		6.0	11	nS
Turn-Off Time	t _{d(off)} tf			8	18	
				16	29	
				9	18	

3.0A

TYPICAL CHARACTERISTICS (25°C Unless noted)




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics

3.0A

TYPICAL CHARACTERISTICS (25°C Unless noted)




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.6 Normalized $R_{DS(on)}$ v.s T_J




Fig.7 Capacitance





Fig.8 Safe Operating Area

SOT-23 PACKAGE OUTLINE



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.900	1.100	0.035	0.043
A1	0.000	0.100	0.000	0.004
A2	0.900	1.000	0.035	0.039
b	0.300	0.500	0.012	0.020
c	0.080	0.150	0.003	0.006
D	2.800	3.000	0.110	0.118
E	1.200	1.400	0.047	0.055
E1	2.250	2.550	0.089	0.100
e	0.950TYP		0.037TYP	
e1	1.800	2.000	0.071	0.079
L	0.550REF		0.022REF	
L1	0.300	0.500	0.012	0.020
θ	0°	8°	0°	8°