

N+P-Channel 30-V (D-S) MOSFET


GENERAL DESCRIPTION

The ME4548 is the N+P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(SOP-8)

Top View



Ordering Information: ME4548 (Pb-free)


ME4548-G (Green product-Halogen free)

FEATURES


- $R_{DS(ON)} \leq 20 \text{ m}\Omega @ V_{GS}=10\text{V}$ (N-Ch)
- $R_{DS(ON)} \leq 28 \text{ m}\Omega @ V_{GS}=4.5\text{V}$ (N-Ch)
- $R_{DS(ON)} \leq 25 \text{ m}\Omega @ V_{GS}=-10\text{V}$ (P-Ch)
- $R_{DS(ON)} \leq 40 \text{ m}\Omega @ V_{GS}=-4.5\text{V}$ (P-Ch)
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load SwitchC
- LCD Display inverter



N-Channel MOSFET



P-Channel MOSFET

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	N-Channel Maximum Ratings	P-Channel Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	30	-30	V
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Continuous Drain Current*	I_D	8.1	-7.1	A
		6.5	-5.6	
Pulsed Drain Current	I_{DM}	30	-30	A
Maximum Power Dissipation*	P_D	2	2	W
		1.28	1.28	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150		°C
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	62.5		°C/W

*The device mounted on 1in² FR4 board with 2 oz copper



N+P-Channel 30-V (D-S) MOSFET

Electrical Characteristics ($T_J = 25^\circ C$ Unless Otherwise Specified)


Symbol	Parameter	Limit		Min	Typ	Max	Unit	
STATIC								
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250 \mu A$ $V_{GS}=0V, I_D=-250 \mu A$	N-Ch P-Ch	30 -30			V	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250 \mu A$ $V_{DS}=V_{GS}, I_D=-250 \mu A$	N-Ch P-Ch	1.0 -1.0		2.5 -2.5	V	
I_{GSS}	Gate Leakage Current	$V_{DS}=0V, V_{GS}=\pm 20V$ $V_{DS}=0V, V_{GS}=\pm 20V$	N-Ch P-Ch			± 100 ± 100	nA	
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=24V, V_{GS}=0V$ $V_{DS}=-24V, V_{GS}=0V$	N-Ch P-Ch			1 -1	μA	
$R_{DS(ON)}$	Drain-Source on-State Resistance ^a	$V_{GS}=10V, I_D=8.1A$ $V_{GS}=-10V, I_D=-7.1A$	N-Ch P-Ch			20 25	$m\Omega$	
		$V_{GS}=4.5V, I_D=6A$ $V_{GS}=-4.5V, I_D=-5.6A$	N-Ch P-Ch			28 40		
V_{SD}	Diode Forward Voltage	$I_S=1A, V_{GS}=0V$ $I_S=-1A, V_{GS}=0V$	N-Ch P-Ch			0.75 -0.7	1 -1	V
DYNAMIC								
Q_g	Total Gate Charge	N-Channel $V_{DS}=15V, V_{GS}=10V, I_D=10A$ P-Channel $V_{DS}=-15V, V_{GS}=-10V, I_D=-9.1A$	N-Ch P-Ch			19 38	nC	
Q_{gs}	Gate-Source Charge		N-Ch P-Ch			4.5 7.7		
Q_{gd}	Gate-Drain Charge		N-Ch P-Ch			3 9		
C_{iss}	Input Capacitance	N-Channel $V_{DS}=-15V, V_{GS}=0V, f=1MHz$ P-Channel $V_{DS}=-15V, V_{GS}=0V, f=1MHz$	N-Ch P-Ch			720 1490	pF	
C_{oss}	Output Capacitance		N-Ch P-Ch			85 209		
C_{rss}	Reverse Transfer Capacitance		N-Ch P-Ch			23 148		
$t_{d(on)}$	Turn-On Delay Time	N-Channel $V_{DD}=25V, R_L=25\Omega$ $I_D=1A, V_{GEN}=10V, R_G=6\Omega$ P-Channel $V_{DD}=-15V, R_L=15\Omega$ $I_D=-1A, V_{GEN}=-10V, R_G=6\Omega$	N-Ch P-Ch			12 38.2	ns	
t_r	Turn-On Rise Time		N-Ch P-Ch			7 16.7		
$t_{d(off)}$	Turn-Off Delay Time		N-Ch P-Ch			44 106		
t_f	Turn-Off Fall Time		N-Ch P-Ch			4 24.1		

Notes: a. Pulse test: pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$, Guaranteed by design, not subject to production testing.






b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.



N+P-Channel 30-V (D-S) MOSFET
Typical Characteristics (T_J = 25°C Noted)









N-CHANNEL




N+P-Channel 30-V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)






N-CHANNEL


N+P-Channel 30-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)







P-CHANNEL



N+P-Channel 30-V (D-S) MOSFET




Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)

P-CHANNEL



N+P-Channel 30-V (D-S) MOSFET

SOP-8 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
θ	0°	7°

Note: 1. Refer to JEDEC MS-012AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs . Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

