# MOSFET - N-Channel, POWERTRENCH®, DUAL COOL® 56 Shielded Gate 100 V, 60 A, 7.5 mΩ

# **FDMS86101DC**

## **General Description**

This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced POWERTRENCH® process that incorporates Shielded Gate technology. Advancements in both silicon and DUAL COOL® package technologies have been combined to offer the lowest  $r_{DS(on)}$  while maintaining excellent switching performance by extremely low Junction-to-Ambient thermal resistance.

#### **Features**

- Shielded Gate MOSFET Technology
- DUAL COOL Top Side Cooling PQFN package
- Max  $r_{DS(on)} = 7.5 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 14.5 \text{ A}$
- Max  $r_{DS(on)} = 12 \text{ m}\Omega$  at  $V_{GS} = 6 \text{ V}$ ,  $I_D = 11.5 \text{ A}$
- High performance technology for extremely low r<sub>DS(on)</sub>
- 100% UIL Tested
- RoHS Compliant

## **Typical Applications**


- Primary DC-DC MOSFET
- Secondary Synchronous Rectifier
- Load Switch



#### ON Semiconductor®

www.onsemi.com

#### **ELECTRICAL CONNECTION**




**N-Channel MOSFET** 



DFN8 5.1x6.15 (Dual Cool 56) CASE 506EG

#### **MARKING DIAGRAM**



#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 2 of this data sheet.

#### PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Reel Size	Tape Width	Shipping <sup>†</sup>
86101	FDMS86101DC	UDFN8	13"	12 mm	3000 Units/ Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **MOSFET MAXIMUM RATINGS** ( $T_A = 25$ °C unless otherwise noted)

Symbol	Parameter				Ratings	Units
$V_{DS}$	Drain to Source	Voltage			100	V
$V_{GS}$	Gate to Source V	/oltage			±20	V
I <sub>D</sub>	Drain Current	-Continuous	T <sub>C</sub> = 25°C		60	Α
		-Continuous	T <sub>A</sub> = 25°C	(Note 1a)	14.5	
		-Pulsed			200	
E <sub>AS</sub>	Single Pulse Ava	lanche Energy		(Note 3)	216	mJ
$P_{D}$	Power Dissipatio	n	T <sub>C</sub> = 25°C		125	W
	Power Dissipatio	n	T <sub>A</sub> = 25°C	(Note 1a)	3.2	
T <sub>J</sub> , T <sub>STG</sub>	Operating and St	torage Junction Tempe	rature Range		-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units	
OFF CHARACTERISTICS							
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V	
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C		70		mV/°C	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V			1	μΑ	
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA	
ON CHARA	ACTERISTICS						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2	2.7	4	V	
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C		-10		mV/°C	
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 14.5 A		6	7.5	mΩ	
		V <sub>GS</sub> = 6 V, I <sub>D</sub> = 11.5 A		8.3	12		
		$V_{GS} = 10 \text{ V}, I_D = 14.5 \text{ A}, T_J = 125^{\circ}\text{C}$		10	13		
9FS	Forward Transconductance	V <sub>DD</sub> = 10 V, I <sub>D</sub> = 14.5 A		44		S	
DYNAMIC	CHARACTERISTICS						
C <sub>ISS</sub>	Input Capacitance	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V, f = 1 MHz		2354	3135	pF	
C <sub>OSS</sub>	Output Capacitance			467	625	pF	
C <sub>RSS</sub>	Reverse Transfer Capacitance			23	35	pF	
$R_G$	Gate Resistance		0.1	1.4	3	Ω	

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
SWITCHIN	IG CHARACTERISTICS			•		•
td <sub>(ON)</sub>	Turn – On Delay Time	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 14.5 A,		14	25	ns
t <sub>r</sub>	Rise Time	$V_{GS}$ = 10 V, $R_{GEN}$ = 6 $\Omega$		8.2	17	ns
t <sub>D(OFF)</sub>	Turn – Off Delay Time			25	40	ns
t <sub>f</sub>	Fall Time			5.5	11	ns
Q <sub>g(TOT)</sub>	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V		31	44	nC
	Total Gate Charge	V <sub>GS</sub> = 0 V to 5 V		18	25	nC
Q <sub>gs</sub>	Gate to Source Gate Charge	V <sub>DD</sub> = 50 V,		8.3		nC
$Q_{gd}$	Gate to Drain "Miller" Charge	I <sub>D</sub> = 14.5 A		7		nC
DRAIN-SC	DURCE DIODE CHARACTERISTICS					
$V_{SD}$	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2.7 A (Note 2)		0.71	1.2	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 14.5 A (Note 2)		0.78	1.3	
t <sub>rr</sub>	Reverse Recovery Time			54	87	ns
Q <sub>rr</sub>	Reverse Recovery Charge	I <sub>F</sub> = 14.5 A, di/dt = 100 A/μs		62	99	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## THERMAL CHARACTERISTICS

Symbol	Parameter		Ratings	Units
$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Top Source)	2.3	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Bottom Drain)	1.0	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	38	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	81	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1c)	27	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1d)	34	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1e)	16	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1f)	19	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1g)	26	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1h)	61	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1i)	16	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1j)	23	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1k)	11	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1I)	13	

#### NOTES:

R<sub>θJA</sub> is determined with the device mounted on a FR-4 board using a specified pad of 2 oz copper as shown below. R<sub>θJC</sub> is guaranteed by design while R<sub>θCA</sub> is determined by the user's board design.



a) 38°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b) 81°C/W when mounted on a minimum pad of 2 oz copper.

- c) Still air, 20.9×10.4×12.7 mm Aluminum Heat Sink, 1 in<sup>2</sup> pad of 2 oz copper
- d) Still air, 20.9×10.4×12.7 mm Aluminum Heat Sink, minimum pad of 2 oz copper
- e) Still air, 45.2×41.4×11.7 mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in<sup>2</sup> pad of 2 oz copper
- f) Still air, 45.2×41.4×11.7 mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper
- g) .200FPM Airflow, No Heat Sink, 1 in2 pad of 2 oz copper
- h) .200FPM Airflow, No Heat Sink, minimum pad of 2 oz copper
- i) .200FPM Airflow, 20.9×10.4×12.7 mm Aluminum Heat Sink, 1 in<sup>2</sup> pad of 2 oz copper
- j) .200FPM Airflow, 20.9×10.4×12.7 mm Aluminum Heat Sink, minimum pad of 2 oz copper
- k) .200FPM Airflow, 45.2×41.4×11.7 mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in<sup>2</sup> pad of 2 oz copper
- l) .200FPM Airflow, 45.2×41.4×11.7 mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper
- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.
- 3. Starting  $T_J = 25^{\circ}C$ ; N-ch: L = 0.3 mH,  $I_{AS} = 38$  A,  $V_{DD} = 90$  V,  $V_{GS} = 10$  V.

## TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. On Region Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage

## TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 7. Gate Charge Characteristics




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation





Figure 13. Junction-to-Case Transient Thermal Response Curve

POWERTRENCH and DUAL COOL are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.


#### DFN8 5x6.15, 1.27P, DUAL COOL CASE 506EG ISSUE D

**DATE 25 AUG 2020** 



SEE

DETAIL "B"



// 0.10 C

#### NOTES:

Θ

Δ1


Ċ

SEATING **PLANE** 

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.


	FRONT VIEW	► DETAIL "B"	0.10 C
(E7) (E6) (E6)	1/2	-b1 (8X) -b (4X) b (4X)	0.7
	<del>  </del>		1.

FRONT VIEW



**GENERIC MARKING DIAGRAM\*** 

**BOTTOM VIEW** 



DETAIL "B"

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DIM	IV	IILL <b>I</b> MET	ERS
Diw	MIN.	NOM.	MAX.
Α	0.85	0.90	0.95
A1	-	-	0.05
A2	ı	-	0.05
b	0.31	0.41	0.51
b1	0,21	0.31	0.41
С	0.20	0.25	0.30
D	4.90	5.00	5,10
D1	4.80	4.90	5.00
D2	3.67	3.82	3.97
D3		2.60 RE	F
D4		0.86 RE	F
Е	6.05	6.15	6.25
E1	5.70	5.80	5.90
E2	3.38	3.48	3.58
E3	;	3.30 REF	-
E4		0.50 REF	•
E5	Ü	0.34 REF	:
E6	(	0.30 REF	
E7		0.52 REF	:
Ф	1.27 BSC		
1/2e	0,635 BSC		
K	1.30	1.40	1.50
L	0.56	0.66	0.76
L1	0.52	0.62	0.72
Ð	0°		12°



XXXX = Specific Device Code

= Assembly Location

= Year

= Work Week

= Assembly Lot Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON84257G	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN8 5x6.15, 1.27P, DUAL	DFN8 5x6.15, 1.27P, DUAL COOL		

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative