

MARVELL

# 88E1111 Product Brief

Integrated 10/100/1000 Ultra Gigabit Ethernet Transceiver

> Doc. No. MV-S105540-00, Rev. A October 10, 2013 Document Classification: Proprietary Information



| Docum   | ent Conventions   |  |  |  |  |  |  |
|---|---|--|--|--|--|--|--|
|   | Note: Provides related information or information of special importance.  |  |  |  |  |  |  |
| !   | aution: Indicates potential damage to hardware or software, or loss of data.  |  |  |  |  |  |  |
| Ą   | Warning: Indicates a risk of personal injury.   |  |  |  |  |  |  |
| Docum   | ent Status  |  |  |  |  |  |  |
| Advance<br>Information  | This document contains design specifications for initial product development. Specifications may change without notice. Contact Marvell Field Application Engineers for more information. |  |  |  |  |  |  |
| Preliminary<br>Information  |   |  |  |  |  |  |  |
| FinalThis document contains specifications on a product that is in final release. Specifications may<br>without notice. Contact Marvell Field Application Engineers for more information. |   |  |  |  |  |  |  |
| Doc Status:   | Technical Publications: 1.10  |  |  |  |  |  |  |

#### For more information, visit our website at: www.marvell.com

No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, for any purpose, without the express written permission of Marvell. Marvell retains the right to make changes to this document at any time, without notice. Marvell makes no warranty of any kind, expressed or implied, with regard to any information contained in this document, including, but not limited to, the implied warranties of merchantability or fitness for any particular purpose. Further, Marvell does not warrant the accuracy or completeness of the information, text, graphics, or other items contained within this document. Marvell products are not designed for use in life-support equipment or applications that would cause a life-threatening situation if any such products failed. Do not use Marvell products in these types of equipment or applications.

With respect to the products described herein, the user or recipient, in the absence of appropriate U.S. government authorization, agrees.

1) Not to re-export or release any such information consisting of technology, software or source code controlled for national security reasons by the U.S. Export Control Regulations ("EAR"), to a national of EAR Country Groups D:1 or E:2; 2) Not to export the direct product of such technology or such software, to EAR Country Groups D:1 or E:2; if such technology or software and direct products thereof are controlled for national security reasons by the EAR; and,

3) In the case of technology controlled for national security reasons under the EAR where the direct product of the technology is a complete plant or component of a plant, not to export to EAR Country Groups D:1 or E:2 the direct product of the plant or major component thereof, if such direct product is controlled for national security reasons by the EAR, or is subject to controls under the U.S. Munitions List ("USML").

At all times hereunder, the recipient of any such information agrees that they shall be deemed to have manually signed this document in connection with their receipt of any such information.

Copyright © 1999–2013. Marvell International Ltd. All rights reserved. Alaska, ARMADA, CarrierSpan, Kinoma, Link Street, LinkCrypt, Marvell logo, Marvell, Moving Forward Faster, PISC, Prestera, Qdeo (for chips), QDEO logo (for chips), QuietVideo, Virtual Cable Tester, Xelerated, and Yukon are registered trademarks of Marvell or its affiliates. Avanta, Avastar, DragonFly, HyperDuo, Kirkwood, Marvell Smart, Qdeo, QDEO logo, The World as YOU See It, Vmeta and Wirespeed by Design are trademarks of Marvell or its affiliates.

Patent(s) Pending-Products identified in this document may be covered by one or more Marvell patents and/or patent applications.

Doc. No. MV-S105540-00 Rev. A

Document Classification: Proprietary Information



### OVERVIEW

The Alaska<sup>®</sup> Ultra 88E1111 Gigabit Ethernet Transceiver is a physical layer device for Ethernet 1000BASE-T, 100BASE-TX, and 10BASE-T applications. It is manufactured using standard digital CMOS process and contains all the active circuitry required to implement the physical layer functions to transmit and receive data on standard CAT 5 unshielded twisted pair.

The 88E1111 device incorporates the Marvell Virtual Cable Tester<sup>®</sup> (VCT<sup>™</sup>) feature, which uses Time Domain Reflectometry (TDR) technology for the remote identification of potential cable malfunctions, thus reducing equipment returns and service calls. Using VCT, the Alaska 88E1111 device detects and reports potential cabling issues such as pair swaps, pair polarity and excessive pair skew. The device will also detect cable opens, shorts or any impedance mismatch in the cable and report accurately within one meter the distance to the fault.

The 88E1111 device supports the Gigabit Media Independent Interface (GMII), Reduced GMII (RGMII), Serial Gigabit Media Independent Interface (SGMII), the Ten-Bit Interface (TBI), and Reduced TBI (RTBI) for direct connection to a MAC/Switch port.

The 88E1111 device incorporates an optional 1.25 GHz SERDES (Serializer/Deserializer). The serial interface may be connected directly to a fiber-optic transceiver for 1000BASE-T/1000BASE-X media conversion applications. Additionally, the 88E1111 device may be used to implement 1000BASE-T Gigabit Interface Converter (GBIC) or Small Form Factor Pluggable (SFP) modules.

The 88E1111 device uses advanced mixed-signal processing to perform equalization, echo and crosstalk cancellation, data recovery, and error correction at a gigabit per second data rate. The device achieves robust performance in noisy environments with very low power dissipation.

The 88E1111 device is offered in three different package options including a 117-Pin TFBGA, a 96-pin aQFN featuring a body size of only 9 x 9 mm, and a 128 PQFP package.

### **FEATURES**

- 10/100/1000BASE-T IEEE 802.3 compliant
- Supports GMII, TBI, reduced pin count GMII (RGMII), reduced pin count TBI (RTBI), and serial GMII (SGMII) interfaces
- Integrated 1.25 GHz SERDES for 1000BASE-X fiber applications
- Four RGMII timing modes
- Energy Detect and Energy Detect+ low power modes
- Three loopback modes for diagnostics
- "Downshift" mode for two-pair cable installations
- Fully integrated digital adaptive equalizers, echo cancellers, and crosstalk cancellers
- Advanced digital baseline wander correction
- Automatic MDI/MDIX crossover at all speeds of operation
- Automatic polarity correction
- IEEE 802.3u compliant Auto-Negotiation
- Software programmable LED modes including LED testing
- Automatic detection of fiber or copper operation
- Supports IEEE 1149.1 JTAG
- Two-Wire Serial Interface (TWSI) and MDC/MDIO
- CRC checker, packet counter
- Packet generation
- Virtual Cable Tester (VCT)
- Auto-Calibration for MAC Interface outputs
- Requires only two supplies: 2.5V and 1.0V (with 1.2V option for the 1.0V supply)
- I/Os are 3.3V tolerant
- Low power dissipation Pave = 0.75W
- 117-Pin TFBGA, 96-Pin aQFN, and 128 PQFP package options (NOTE: The 96-Pin BCC package is obsolete and is no longer available. The 96-Pin aQFN package is a pin compatible replacement for the 96-Pin BCC package. See Product Change Notification 1210066 and Table 20 for details.)
- 117-Pin TFBGA and 96-Pin aQFN packages available in Commercial or Industrial grade
- RoHS 6/6 compliant packages available









88E1111 Device used in Fiber Application





# **Table of Contents**

| 1.1          | 117-Pin TFBGA Package   | 6        |
|--------------|---|----------|
| 1.2          | 96-Pin aQFN Package   | 7        |
| 1.3          | 128-Pin PQFP Package  | 9        |
| 1.4          | Pin Description   |          |
| 1.5          | I/O State at Various Test or Reset Modes  | 35       |
| 1.6          | 117-Pin TFBGA Pin Assignment List - Alphabetical by Signal Name                               | 36       |
| 1.7          | 96-Pin aQFN Pin Assignment List - Alphabetical by Signal Name                                 | 38       |
| 1.8          | 128-Pin PQFP Pin Assignment List - Alphabetical by Signal Name                                | 40       |
| 2.1          | 117-pin TFBGA Package   | 42       |
| 2.2<br>Pin a | 96-pin BCC Package - Top View - OBSOLETE - No Longer Available - Replaced I<br>QFN Package    | -        |
| 2.3<br>96-Pi | 96-Pin BCC Package - Bottom View - OBSOLETE - No Longer Available - Replac<br>in aQFN Package |          |
| 2.4          | 96-pin aQFN Package - Top View  | 46       |
| 2.5          | 96-Pin aQFN Package - Bottom View   | 47       |
| 2.6          | 128-Pin PQFP Package  | 49       |
| 3.1          | Ordering Part Numbers and Package Markings  | 51<br>53 |
|              | 3.1.3 Green Compliant Marking Examples  | 55       |



# Section 1. Signal Description

The 88E1111 device is a 10/100/1000BASE-T/1000BASE-X Gigabit Ethernet transceiver.

## 1.1 117-Pin TFBGA Package

### Figure 1: 88E1111 Device 117-Pin TFBGA Package (Top View)

|   | 1       | 2       | 3       | 4       | 5      | 6       | 7         | 8               | 9                |   |
|---|---------|---------|---------|---------|--------|---------|-----------|-----------------|------------------|---|
| A | RXD5    | RXD6    | S_IN+   | S_IN-   | S_CLK+ | S_CLK-  | S_OUT+    | S_OUT-          | LED_<br>LINK1000 | А |
| В | RX_DV   | RXD0    | RXD3    | VDDO    | CRS    | COL     | AVDD      | LED_<br>LINK100 | VDDOH            | В |
| С | RX_CLK  | VDDO    | RXD2    | RXD4    | RXD7   | DVDD    | DVDD      | LED_<br>LINK10  | LED_RX           | с |
| D | TX_CLK  | RX_ER   | RXD1    | VSS     | VSS    | VSS     | DVDD      | CONFIG[0]       | LED_TX           | D |
| Е | TX_EN   | GTX_CLK | DVDD    | VSS     | VSS    | VSS     | DVDD      | LED_<br>DUPLEX  | CONFIG[1]        | E |
| F | TXD0    | TX_ER   | DVDD    | VSS     | VSS    | VSS     | VDDOH     | CONFIG[2]       | CONFIG[4]        | F |
| G | NC      | TXD1    | TXD2    | VSS     | VSS    | VSS     | CONFIG[3] | CONFIG[6]       | CONFIG[5]        | G |
| н | TXD4    | TXD3    | TXD5    | VSS     | VSS    | VSS     | VSSC      | SEL_<br>FREQ    | XTAL1            | н |
| J | TXD6    | TXD7    | DVDD    | VSS     | VSS    | VSS     | DVDD      | VDDOH           | XTAL2            | J |
| к | VDDO    | 125CLK  | RESETn  | VSS     | VSS    | VSS     | NC        | TDO             | VDDOX            | к |
| L | INTn    | VDDOX   | MDC     | COMA    | VSS    | VSS     | TDI       | TMS             | ТСК              | L |
| М | MDIO    | RSET    | AVDD    | AVDD    | HSDAC+ | HSDAC-  | AVDD      | AVDD            | TRSTn            | м |
| N | MDI[0]+ | MDI[0]- | MDI[1]+ | MDI[1]- | AVDD   | MDI[2]+ | MDI[2]-   | MDI[3]+         | MDI[3]-          | N |
|   | 1       | 2       | 3       | 4       | 5      | 6       | 7         | 8               | 9                | - |

Figure 2: Pin A1 Location



Doc. No. MV-S105540-00, Rev. A

Copyright © 2013 Marvell October 10, 2013

### 1.2 96-Pin aQFN Package



Figure 3: 88E1111 Device 96-Pin BCC Package (Top View) - (OBSOLETE - No Longer Available - Replaced by 96-Pin aQFN Package)

#### Note

The 96-Pin aQFN package is a pin compatible replacement for the 96-Pin BCC package. See Product Change Notification 1210066 and Table 20 for details.







Pin 1 Corner

Copyright © 2013 Marvell October 10, 2013

### 1.3 128-Pin PQFP Package



Figure 5: 88E1111 Device 128-Pin PQFP Package (Top View)



## **1.4 Pin Description**

### **1.4.1** Pin Type Definitions

| Pin Type | Definition            |
|----------|-----------------------|
| Н        | Input with hysteresis |
| I/O      | Input and output      |
| 1        | Input only            |
| 0        | Output only           |
| PU       | Internal pull up      |
| PD       | Internal pull down    |
| D        | Open drain output     |
| Z        | Tri-state output      |
| mA       | DC sink capability    |

| 117-TFBGA<br>Pin # | 96-aQFN<br>Pin # | 128-PQFP<br>Pin # | Pin Name           | Pin<br>Type | Description   |
|--------------------|------------------|-------------------|--------------------|-------------|---|
| N1<br>N2           | A16<br>A17       | 41<br>42          | MDI[0]+<br>MDI[0]- | I/O, D      | Media Dependent Interface[0].<br>In 1000BASE-T mode in MDI configuration,<br>MDI[0]± correspond to BI_DA±.<br>In MDIX configuration, MDI[0]± correspond<br>to BI_DB±.<br>In 100BASE-TX and 10BASE-T modes in<br>MDI configuration, MDI[0]± are used for the<br>transmit pair. In MDIX configuration,<br>MDI[0]± are used for the receive pair.  |
| N3<br>N4           | A18<br>B16       | 46<br>47          | MDI[1]+<br>MDI[1]- | I/O, D      | <ul> <li>MDI[0]± should be tied to ground if not used.</li> <li>Media Dependent Interface[1].</li> <li>In 1000BASE-T mode in MDI configuration,<br/>MDI[1]± correspond to BI_DB±.</li> <li>In MDIX configuration, MDI[1]± correspond<br/>to BI_DA±.</li> <li>In 100BASE-TX and 10BASE-T modes in<br/>MDI configuration, MDI[1]± are used for the<br/>receive pair. In MDIX configuration, MDI[1]±<br/>are used for the transmit pair.</li> <li>MDI[1]± should be tied to ground if not used.</li> </ul> |

Table 1: Media Dependent Interface



| 117-TFBGA<br>Pin # | 96-aQFN<br>Pin # | 128-PQFP<br>Pin # | Pin Name           | Pin<br>Type | Description   |
|--------------------|------------------|-------------------|--------------------|-------------|---|
| N6<br>N7           | A21<br>A22       | 56<br>57          | MDI[2]+<br>MDI[2]- | I/O, D      | Media Dependent Interface[2].<br>In 1000BASE-T mode in MDI configuration,<br>MDI[2]± correspond to BI_DC±.<br>In MDIX configuration, MDI[2]± corresponds<br>to BI_DD±.<br>In 100BASE-TX and 10BASE-T modes,<br>MDI[2]± are not used.<br>MDI[2]± should be tied to ground if not used. |
| N8<br>N9           | B20<br>A23       | 61<br>62          | MDI[3]+<br>MDI[3]- | I/O, D      | Media Dependent Interface[3].<br>In 1000BASE-T mode in MDI configuration,<br>MDI[3]± correspond to BI_DD±.<br>In MDIX configuration, MDI[3]± correspond<br>to BI_DC±.<br>In 100BASE-TX and 10BASE-T modes,<br>MDI[3]± are not used.<br>MDI[3]± should be tied to ground if not used.  |

#### Table 1: Media Dependent Interface (Continued)

The GMII interface supports both 1000BASE-T and 1000BASE-X modes of operation. The GMII interface pins are also used for the TBI interface. See Table 3 for TBI pin definitions. The MAC interface pins are 3.3V tolerant.

| 117-TFBGA<br>Pin # | 96-aQFN<br>Pin # | 128-PQFP<br>Pin # | Pin Name | Pin<br>Type | Description   |
|--------------------|------------------|-------------------|----------|-------------|---|
| E2                 | B4               | 14                | GTX_CLK  | 1           | GMII Transmit Clock. GTX_CLK provides a<br>125 MHz clock reference for TX_EN,<br>TX_ER, and TXD[7:0]. This clock can be<br>stopped when the device is in 10/100BASE-<br>T modes, and also during Auto-Negotiation.  |
| D1                 | B2               | 10                | TX_CLK   | 0, Z        | MII Transmit Clock. TX_CLK provides a 25<br>MHz clock reference for TX_EN, TX_ER,<br>and TXD[3:0] in 100BASE-TX mode, and a<br>2.5 MHz clock reference in 10BASE-T<br>mode.   |
|                    |                  |                   |          |             | TX_CLK provides a 25 MHz, 2.5 MHz, or 0<br>MHz clock during 1000 Mbps Good Link,<br>Auto-Negotiation, and Link Lost states<br>depending on the setting of register 20.6:4.  |
|                    |                  |                   |          |             | The 2.5 MHz clock is the default rate, which may be programmed to another frequency by writing to register 20.6:4.  |
| E1                 | A5               | 16                | TX_EN    | 1           | GMII and MII Transmit Enable. In GMII/MII<br>mode when TX_EN is asserted, data on<br>TXD[7:0] along with TX_ER is encoded and<br>transmitted onto the cable.  |
|                    |                  |                   |          |             | TX_EN is synchronous to GTX_CLK, and synchronous to TX_CLK in 100BASE-TX and 10BASE-T modes.  |
| F2                 | A4               | 13                | TX_ER    | I           | GMII and MII Transmit Error. In GMII/MII<br>mode when TX_ER and TX_EN are both<br>asserted, the transmit error symbol is trans-<br>mitted onto the cable. When TX_ER is<br>asserted with TX_EN de-asserted, carrier<br>extension symbol is transmitted onto the<br>cable. |
|                    |                  |                   |          |             | TX_ER is synchronous to GTX_CLK, and synchronous to TX_CLK in 100BASE-TX and 10BASE-T modes.  |

Table 2: GMII/MII Interfaces



| 117-TFBGA<br>Pin #                           | 96-aQFN<br>Pin #                               | 128-PQFP<br>Pin #                            | Pin Name   | Pin<br>Type | Description  |
|--|--|--|--|-------------|--|
| J2<br>J1<br>H3<br>H1<br>H2<br>G3<br>G2<br>F1 | B10<br>A10<br>B9<br>A9<br>B8<br>B7<br>B6<br>A6 | 29<br>28<br>26<br>25<br>24<br>20<br>19<br>18 | TXD[7]<br>TXD[6]<br>TXD[5]<br>TXD[4]<br>TXD[3]/TXD[3]<br>TXD[2]/TXD[2]<br>TXD[1]/TXD[1]<br>TXD[0]/TXD[0] | 1           | GMII and MII Transmit Data. In GMII mode,<br>TXD[7:0] present the data byte to be trans-<br>mitted onto the cable in 1000BASE-T mode.In MII mode, TXD[3:0] present the data nib-<br>ble to be transmitted onto the cable in<br>100BASE-TX and 10BASE-T modes.TXD[7:4] are ignored in these modes, but<br>should be driven either high or low. These<br>pins must not float.TXD[7:0] are synchronous to GTX_CLK, and<br>synchronous to TX_CLK in 100BASE-TX<br>and 10BASE-T modes.Inputs TXD[7:4] should be tied low if not<br>used (e.g., RGMII mode). |
| C1   | B1   | 7  | RX_CLK   | 0, Z        | GMII and MII Receive Clock. RX_CLK pro-<br>vides a 125 MHz clock reference for RX_DV,<br>RX_ER, and RXD[7:0] in 1000BASE-T<br>mode, a 25 MHz clock reference in<br>100BASE-TX mode, and a 2.5 MHz clock<br>reference in 10BASE-T mode.<br>TX_TCLK comes from the RX_CLK pins<br>used in jitter testing. Refer to Register 9 for  |
| B1   | B44  | 4  | RX_DV  | O, Z        | jitter test modes.<br>GMII and MII Receive Data Valid. When<br>RX_DV is asserted, data received on the<br>cable is decoded and presented on<br>RXD[7:0] and RX_ER.<br>RX DV is synchronous to RX CLK.  |
| D2   | A2   | 8  | RX_ER  | O, Z        | GMII and MII Receive Error. When RX_ER<br>and RX_DV are both asserted, the signals<br>indicate an error symbol is detected on the<br>cable.<br>When RX_ER is asserted with RX_DV de-<br>asserted, a false carrier or carrier extension<br>symbol is detected on the cable.<br>RX_ER is synchronous to RX_CLK.  |

#### Table 2: GMII/MII Interfaces (Continued)

| 117-TFBGA<br>Pin #                           | 96-aQFN<br>Pin #                                     | 128-PQFP<br>Pin #                                  | Pin Name   | Pin<br>Type | Description   |
|--|--|--|--|-------------|---|
| C5<br>A2<br>A1<br>C4<br>B3<br>C3<br>D3<br>B2 | B40<br>A47<br>A48<br>B42<br>A49<br>A50<br>B43<br>A51 | 120<br>121<br>123<br>124<br>125<br>126<br>128<br>3 | RXD[7]<br>RXD[6]<br>RXD[5]<br>RXD[4]<br>RXD[3]/RXD[3]<br>RXD[2]/RXD[2]<br>RXD[1]/RXD[1]<br>RXD[0]/RXD[0] | 0, Z        | GMII and MII Receive Data. Symbols<br>received on the cable are decoded and pre-<br>sented on RXD[7:0] in 1000BASE-T mode.<br>In MII mode, RXD[3:0] are used in<br>100BASE-TX and 10BASE-T modes. In MII<br>mode, RXD[7:4] are driven low.<br>RXD[7:0] is synchronous to RX_CLK.  |
| B5   | B39  | 115  | CRS  | 0, Z        | GMII and MII Carrier Sense. CRS asserts<br>when the receive medium is non-idle. In half-<br>duplex mode, CRS is also asserted during<br>transmission. CRS assertion during half-<br>duplex transmit can be disabled by program-<br>ming register 16.11 to 0.<br>CRS is asynchronous to RX_CLK,<br>GTX_CLK, and TX_CLK.  |
| B6   | A45  | 114  | COL  | 0, Z        | GMII and MII Collision. In 10/100/<br>1000BASE-T full-duplex modes, COL is<br>always low. In 10/100/1000BASE-T half-<br>duplex modes, COL asserts only when both<br>the transmit and receive media are non-idle.<br>In 10BASE-T half-duplex mode, COL is<br>asserted to indicate signal quality error<br>(SQE). SQE can be disabled by clearing reg-<br>ister 16.2 to zero.<br>COL is asynchronous to RX_CLK,<br>GTX_CLK, and TX_CLK. |

| Table 2: | GMII/MII Interfaces | (Continued) |
|----------|---------------------|-------------|
|----------|---------------------|-------------|



The TBI interface supports 1000BASE-T mode of operation. The TBI interface uses the same pins as the GMII interface. The MAC interface pins are 3.3V tolerant.

| 117-TFBGA<br>Pin #                           | 96-aQFN<br>Pin #                                     | 128-PQFP<br>Pin #                                  | Pin Name   | Pin<br>Type | Description  |
|--|--|--|--|-------------|--|
| E2   | B4   | 14   | GTX_CLK/<br>TBI_TXCLK  | 1           | TBI Transmit Clock. In TBI mode, GTX_CLK<br>is used as TBI_TXCLK. TBI_TXCLK is a 125<br>MHz transmit clock.  |
|  |  |  |  |             | TBI_TXCLK provides a 125 MHz clock reference for TX_EN, TX_ER, and TXD[7:0].   |
| D1   | B2   | 10   | TX_CLK/RCLK1   | 0, Z        | TBI 62.5 MHz Receive Clock- even code group. In TBI mode, TX_CLK is used as RCLK1.   |
| J2<br>J1<br>H3                               | B10<br>A10<br>B9                                     | 29<br>28<br>26                                     | TXD[7]<br>TXD[6]<br>TXD[5]   | I           | TBI Transmit Data. TXD[7:0] presents the data byte to be transmitted onto the cable.   |
| H1<br>H2                                     | A9<br>B8   | 25<br>24   | TXD[4]<br>TXD[3]   |             | TXD[9:0] are synchronous to GTX_CLK.   |
| G3<br>G2<br>F1                               | B7<br>B6<br>A6                                       | 20<br>19<br>18                                     | TXD[2]<br>TXD[1]<br>TXD[0]   |             | Inputs TXD[7:4] should be tied low if not used (e.g., RTBI mode).  |
| E1   | A5   | 16   | TX_EN/<br>TXD8   | I           | TBI Transmit Data. In TBI mode, TX_EN is used as TXD8.   |
|  |  |  |  |             | TXD[9:0] are synchronous to GTX_CLK.   |
| F2   | A4   | 13   | TX_ER/<br>TXD9   | I           | TBI Transmit Data. In TBI mode, TX_ER is used as TXD9.   |
|  |  |  |  |             | TXD[9:0] are synchronous to GTX_CLK.   |
|  |  |  |  |             | TX_ER should be tied low if not used (e.g.,<br>RTBI mode).   |
| C1   | B1   | 7  | RX_CLK/<br>RCLK0   | 0, Z        | TBI 62.5 MHz Receive Clock- odd code<br>group. In the TBI mode, RX_CLK is used<br>as RCLK0.  |
| C5<br>A2<br>A1<br>C4<br>B3<br>C3<br>D3<br>B2 | B40<br>A47<br>A48<br>B42<br>A49<br>A50<br>B43<br>A51 | 120<br>121<br>123<br>124<br>125<br>126<br>128<br>3 | RXD[7]<br>RXD[6]<br>RXD[5]<br>RXD[4]<br>RXD[3]<br>RXD[2]<br>RXD[1]<br>BXD[0] | O, Z        | TBI Receive Data code group [7:0]. In the<br>TBI mode, RXD[7:0] present the data byte to<br>be transmitted to the MAC. Symbols<br>received on the cable are decoded and pre-<br>sented on RXD[7:0].<br>RXD[7:0] are synchronous to RCLK0 and<br>RCLK1. |
| B2<br>B1                                     | B44  | 4  | RXD[0]<br>RX_DV/   | 0, Z        | TBI Receive Data code group bit 8. In the  |
|  |  |  | RXD8   |             | TBI mode, RX_DV is used as RXD8.<br>RXD[9:0] are synchronous to RCLK0 and<br>RCLK1.  |

#### Table 3: TBI Interface

| 117-TFBGA<br>Pin # | 96-aQFN<br>Pin # | 128-PQFP<br>Pin # | Pin Name       | Pin<br>Type | Description  |
|--------------------|------------------|-------------------|----------------|-------------|--|
| D2                 | A2               | 8                 | RX_ER/<br>RXD9 | 0, Z        | TBI Receive Data code group bit 9. In the TBI mode, RX_ER is used as RXD9.<br>RXD[9:0] are synchronous to RCLK0 and RCLK1.   |
| В5                 | B39              | 115               | CRS/<br>COMMA  | 0, Z        | TBI Valid Comma Detect. In the TBI mode, CRS is used as COMMA.   |
| B6                 | A45              | 114               | COL/LPBK       | 1           | <ul> <li>TBI Mode Loopback. In the TBI mode, COL is used to indicate loopback on the TBI.</li> <li>When a "0 - 1" transition is sampled on this pin, bit 0.14 is set to 1.</li> <li>When a "1 - 0" is sampled on this pin, bit 0.14 is reset to 0.</li> <li>If this feature is not used, the COL pin should be driven low on the board. This pin should not be left floating in TBI mode.</li> </ul> |

Table 3: TBI Interface (Continued)



The RGMII interface supports 10/100/1000BASE-T and 1000BASE-X modes of operation. The RGMII interface pins are also used for the RTBI interface. See Table 5 for RTBI pin definitions. The MAC interface pins are 3.3V tolerant.

| 117-TFBGA<br>Pin #   | 96-aQFN<br>Pin #     | 128-PQFP<br>Pin #    | Pin Name   | Pin<br>Type | Description  |
|----------------------|----------------------|----------------------|--|-------------|--|
| E2                   | B4                   | 14                   | GTX_CLK/<br>TXC  | 1           | RGMII Transmit Clock provides a 125 MHz,<br>25 MHz, or 2.5 MHz reference clock with ±<br>50 ppm tolerance depending on speed. In<br>RGMII mode, GTX_CLK is used as TXC.  |
| H2<br>G3<br>G2<br>F1 | B8<br>B7<br>B6<br>A6 | 24<br>20<br>19<br>18 | TXD[3]/TD[3]<br>TXD[2]/TD[2]<br>TXD[1]/TD[1]<br>TXD[0]/TD[0] | 1           | RGMII Transmit Data. In RGMII mode,<br>TXD[3:0] are used as TD[3:0].<br>In RGMII mode, TXD[3:0] run at double data<br>rate with bits [3:0] presented on the rising<br>edge of GTX_CLK, and bits [7:4] presented<br>on the falling edge of GTX_CLK. In this<br>mode, TXD[7:4] are ignored.<br>In RGMII 10/100BASE-T modes, the trans-<br>mit data nibble is presented on TXD[3:0] on<br>the rising edge of GTX_CLK. |
| E1                   | A5                   | 16                   | TX_EN/<br>TX_CTL   | 1           | RGMII Transmit Control. In RGMII mode,<br>TX_EN is used as TX_CTL. TX_EN is pre-<br>sented on the rising edge of GTX_CLK.<br>A logical derivative of TX_EN and TX_ER is<br>presented on the falling edge of GTX_CLK.   |
| C1                   | B1                   | 7                    | RX_CLK/<br>RXC   | 0, Z        | RGMII Receive Clock provides a 125 MHz, 25 MHz, or 2.5 MHz reference clock with $\pm$ 50 ppm tolerance derived from the received data stream depending on speed. In RGMII mode, RX_CLK is used as RXC.   |

#### Table 4: RGMII Interface

| 117-TFBGA<br>Pin #   | 96-aQFN<br>Pin #         | 128-PQFP<br>Pin #      | Pin Name   | Pin<br>Type | Description  |
|----------------------|--------------------------|------------------------|--|-------------|--|
| B1                   | B44                      | 4                      | RX_DV/<br>RX_CTL   | 0, Z        | RGMII Receive Control. In RGMII mode,<br>RX_DV is used as RX_CTL. RX_DV is pre-<br>sented on the rising edge of RX_CLK.<br>A logical derivative of RX_DV and RX_ER is<br>presented on the falling edge of RX_CLK.  |
| B3<br>C3<br>D3<br>B2 | A49<br>A50<br>B43<br>A51 | 125<br>126<br>128<br>3 | RXD[3]/RD[3]<br>RXD[2]/RD[2]<br>RXD[1]/RD[1]<br>RXD[0]/RD[0] | 0, Z        | RGMII Receive Data. In RGMII mode,<br>RXD[3:0] are used as RD[3:0]. In RGMII<br>mode, RXD[3:0] run at double data rate with<br>bits [3:0] presented on the rising edge of<br>RX_CLK, and bits [7:4] presented on the fall-<br>ing edge of RX_CLK. In this mode, RXD[7:4]<br>are ignored.<br>In RGMII 10/100BASE-T modes, the receive<br>data nibble is presented on RXD[3:0] on the<br>rising edge of RX_CLK.<br>RXD[3:0] are synchronous to RX_CLK. |

Table 4: RGMII Interface (Continued)



The RTBI interface supports 1000BASE-T mode of operation. The RTBI interface uses the same pins as the RGMII interface. The MAC interface pins are 3.3V tolerant.

| 117-TFBGA<br>Pin #   | 96-aQFN<br>Pin #        | 128-PQFP<br>Pin #      | Pin Name   | Pin<br>Type | Description   |
|----------------------|-------------------------|------------------------|--|-------------|---|
| E2                   | B4                      | 14                     | GTX_CLK/<br>TXC  | I           | RGMII Transmit Clock provides a 125 MHz<br>reference clock with ± 50 ppm tolerance. In<br>RTBI mode, GTX_CLK is used as TXC.  |
| H2<br>G3<br>G2<br>F1 | B8<br>B7<br>B6<br>A6    | 24<br>20<br>19<br>18   | TXD[3]/TD[3]<br>TXD[2]/TD[2]<br>TXD[1]/TD[1]<br>TXD[0]/TD[0] | 1           | RTBI Transmit Data.<br>In RTBI mode, TXD[3:0] are used as<br>TD[3:0]. TD[3:0] run at double data rate with<br>bits [3:0] presented on the rising edge of<br>GTX_CLK, and bits [8:5] presented on the<br>falling edge of GTX_CLK. In this mode,<br>TXD[7:4] are ignored. |
| E1                   | A5                      | 16                     | TX_EN/<br>TD4_TD9  | I           | RTBI Transmit Data.<br>In RTBI mode, TX_EN is used as TD4_TD9.<br>TD4_TD9 runs at a double data rate with bit<br>4 presented on the rising edge of GTX_CLK,<br>and bit 9 presented on the falling edge of<br>GTX_CLK.   |
| C1                   | B1                      | 7                      | RX_CLK/<br>RXC   | 0, Z        | RTBI Receive Clock provides a 125 MHz ref-<br>erence clock with ± 50 ppm tolerance<br>derived from the received data stream. In<br>RTBI mode, RX_CLK is used as RXC.  |
| B3<br>C3<br>D3<br>B2 | 91<br>A50<br>B43<br>A51 | 125<br>126<br>128<br>3 | RXD[3]/RD[3]<br>RXD[2]/RD[2]<br>RXD[1]/RD[1]<br>RXD[0]/RD[0] | 0, Z        | RTBI Receive Data.<br>In RTBI mode, RXD[3:0] are used as<br>RD[3:0]. RD[3:0] runs at double data rate<br>with bits [3:0] presented on the rising edge of<br>RX_CLK, and bits [8:5] presented on the fall-<br>ing edge of RX_CLK. In this mode, RXD[7:4]<br>are ignored. |
| B1                   | B44                     | 4                      | RX_DV/<br>RD4_RD9  | O, Z        | RTBI Receive Data.<br>In RTBI mode, RX_DV is used as<br>RD4_RD9. RD4_RD9 runs at a double data<br>rate with bit 4 presented on the rising edge<br>of RX_CLK, and bit 9 presented on the fall-<br>ing edge of RX_CLK.  |

#### Table 5: RTBI Interface

| 117-TFBGA<br>Pin # | 96-aQFN<br>Pin # | 128-PQFP<br>Pin # | Pin Name         | Pin<br>Type | Description  |
|--------------------|------------------|-------------------|------------------|-------------|--|
| A3<br>A4           | B38<br>A44       | 113<br>112        | S_IN+<br>S_IN-   | I           | SGMII Transmit Data. 1.25 GBaud input -<br>Positive and Negative.  |
|                    |                  |                   |                  |             | Input impedance on the S_IN± pins may be programmed for 50 ohm or 75 ohm imped-<br>ance by setting register 26.6. The input impedance default setting is determined by the 75/50 OHM configuration pin.  |
| A5<br>A6           | A43<br>B37       | 110<br>109        | S_CLK+<br>S_CLK- | I/O         | SGMII 625 MHz Receive Clock.<br>For Serial Interface modes<br>(HWCFG_MODE[3:0] = 1x00) the S_CLK±<br>pins become Signal Detect± (SD±) inputs.  |
| A7<br>A8           | A42<br>A41       | 107<br>105        | S_OUT+<br>S_OUT- | 0, Z        | SGMII Receive Data. 1.25 GBaud output -<br>Positive and Negative.<br>Output impedance on the S_OUT± pins may<br>be programmed for 50 ohm or 75 ohm<br>impedance by setting register 26.5. Output<br>amplitude can be adjusted via register<br>26.2:0. The output impedance default setting<br>is determined by the 75/50 OHM configura-<br>tion pin. |

 Table 6:
 SGMII Interface



| 117-TFBGA<br>Pin # | 96-aQFN<br>Pin # | 128-PQFP<br>Pin # | Pin Name                 | Pin<br>Type | Description   |
|--------------------|------------------|-------------------|--------------------------|-------------|---|
| A3<br>A4           | B38<br>A44       | 113<br>112        | S_IN+<br>S_IN-           | 1           | <ul> <li>1.25 GHz input - Positive and Negative.</li> <li>When this interface is used as a MAC interface, the MAC transmitter's positive output connects to the S_IN+. The MAC transmitter's negative output connects to the S_IN</li> <li>When this interface is used as a fiber interface, the fiber-optic transceiver's positive output connects to the S_IN+. The fiber-optic transceiver's negative output connects to the S_IN+. The fiber-optic transceiver's negative output connects to the S_IN+. The fiber-optic transceiver's negative output connects to the S_IN+. The fiber-optic transceiver's negative output connects to the S_IN+. Input impedance on the S_IN± pins may be programmed for 50 ohm or 75 ohm impedance by setting register 26.6. The input impedance default setting is determined by the 75/50 OHM configuration pin.</li> </ul> |
| A5<br>A6           | A43<br>B37       | 110<br>109        | S_CLK+/SD+<br>S_CLK-/SD- | 1           | Signal Detect input.<br>For Serial Interface modes the S_CLK± pins<br>become Signal Detect± (SD±) inputs.   |
| A7<br>A8           | A42<br>A41       | 107<br>105        | S_OUT+<br>S_OUT-         | 0, Z        | <ul> <li>1.25 GHz output – Positive and Negative.</li> <li>When this interface is used as a MAC interface, S_OUT+ connects to the MAC receiver's positive input. S_OUT- connects to the MAC receiver's negative input.</li> <li>When this interface is used as a fiber interface, S_OUT+ connects to the fiber-optic transceiver's positive input. S_OUT- connects to the fiber-optic transceiver's positive input. S_OUT- connects to the fiber-optic transceiver's negative input.</li> <li>Output impedance on the S_OUT± pins may be programmed for 50 ohm or 75 ohm impedance by setting register 26.5. Output amplitude can be adjusted via register 26.2:0. The output impedance default setting is determined by the 75/50 OHM configuration pin.</li> </ul>  |

#### Table 7: 1.25 GHz Serial High Speed Interface

| 117-TFBGA<br>Pin # | 96-aQFN<br>Pin # | 128-PQFP<br>Pin # | Pin Name | Pin<br>Type | Description  |
|--------------------|------------------|-------------------|----------|-------------|--|
| В3                 | A49              | 125               | RXD[3]   | 0, Z        | Serial MAC interface Copper Link Status[1]<br>connection.<br>1 = Copper link up<br>0 = Copper link down                              |
| C3                 | A50              | 126               | RXD[2]   | 0, Z        | Serial MAC interface Copper Link Status[0]<br>connection.<br>1 = Copper link down<br>0 = Copper link up                              |
| D3                 | B43              | 128               | RXD[1]   | 0, Z        | Serial MAC interface PHY_SIGDET[1] con-<br>nection.<br>1 = S_OUT± valid code groups according to<br>clause 36.<br>0 = S_OUT± invalid |
| B2                 | A51              | 3                 | RXD[0]   | 0, Z        | Serial MAC interface PHY_SIGDET[0] con-<br>nection.<br>1 = S_OUT± invalid<br>0 = S_OUT± valid code groups according to<br>clause 36  |

 Table 7:
 1.25 GHz Serial High Speed Interface (Continued)



| 117-TFBGA<br>Pin # | 96-aQFN<br>Pin # | 128-PQFP<br>Pin # | Pin Name | Pin<br>Type             | Description  |
|--------------------|------------------|-------------------|----------|-------------------------|--|
| L3                 | A14              | 35                | MDC      | l<br>3.3V<br>Tolerant   | MDC is the management data clock refer-<br>ence for the serial management interface. A<br>continuous clock stream is not expected.<br>The maximum frequency supported is 8.3<br>MHz.             |
| M1                 | A13              | 33                | MDIO     | I/O<br>3.3V<br>Tolerant | MDIO is the management data. MDIO<br>transfers management data in and out of the<br>device synchronously to MDC. This pin<br>requires a pull-up resistor in a range from<br>1.5 kohm to 10 kohm. |
| L1                 | A12              | 32                | INTn     | D                       | The polarity of the INTn pin may be pro-<br>grammed at hardware reset by setting the<br>INT_POL bit.<br>Polarity:<br>0 = Active High   |
|                    |                  |                   |          |                         | 1 = Active Low   |

#### Table 8: Management Interface and Interrupt

#### Table 9: Two-Wire Serial Interface

| 117-TFBGA<br>Pin # | 96-aQFN<br>Pin # | 128-PQFP<br>Pin # | Pin Name | Pin<br>Type | Description   |
|--------------------|------------------|-------------------|----------|-------------|---|
| L3                 | A14              | 35                | MDC/SCL  | I           | Two-Wire Serial Interface (TWSI) serial<br>clock line. When the 88E1111 device is con-<br>nected to the bus, MDC connects to the<br>serial clock line (SCL).<br>Data is input on the rising edge of SCL, and<br>output on the falling edge. |
| M1                 | A13              | 33                | MDIO/SDA | I/O         | TWSI serial data line. When the 88E1111<br>device is connected to the bus, MDIO con-<br>nects to the serial data line (SDA). This pin is<br>open-drain and may be wire-ORed with any<br>number of open-drain devices.                       |

| 117-TFBGA<br>Pin # | 96-aQFN<br>Pin # | 128-PQFP<br>Pin # | Pin Name    | Pin<br>Type | Description   |
|--------------------|------------------|-------------------|-------------|-------------|---|
| C8                 | B35              | 100               | LED_LINK10  | O, mA       | Parallel LED output for 10BASE-T link or<br>speed. This active low LED pin may be pro-<br>grammed in direct drive or combined LED<br>modes by programming register LED_LINK<br>Control register 24.4:3.<br>In direct drive LED mode, this pin indicates<br>10 Mbps link up or down.<br>In combined LED mode, the output from<br>LED_LINK10, LED_LINK100, and<br>LED_LINK100 must be read together to<br>determine link and speed status.<br>LED_LINK10 is a multi-function pin used to<br>configure the 88E1111 device at the de-   |
| B8                 | A40              | 99                | LED_LINK100 | O, mA       | assertion of hardware reset.<br>Parallel LED output for 100BASE-TX link or<br>speed. This active low LED pin may be pro-<br>grammed in direct drive or combined LED<br>modes by programming register LED_LINK<br>Control register 24.4:3.<br>In direct drive LED mode, this pin indicates<br>100 Mbps link up or down.<br>In combined LED mode, the output from<br>LED_LINK10, LED_LINK100, and<br>LED_LINK100 must be read together to<br>determine link and speed status.<br>LED_LINK100 is a multi-function pin used to<br>configure the 88E1111 device at the de-<br>assertion of hardware reset. |

Table 10: LED Interface



| 117-TFBGA<br>Pin # | 96-aQFN<br>Pin # | 128-PQFP<br>Pin # | Pin Name     | Pin<br>Type | Description  |
|--------------------|------------------|-------------------|--------------|-------------|--|
| A9                 | A39              | 98                | LED_LINK1000 | O, mA       | Parallel LED output for 1000BASE-T link/<br>speed or link indicator. This active low LED<br>pin may be programmed in direct drive or<br>combined LED modes by programming reg-<br>ister LED_LINK Control register 24.4:3.<br>In direct drive LED mode, this pin indicates<br>1000 Mbps link up or down.<br>In combined LED mode, the output from<br>LED_LINK1000 indicates link status.<br>LED_LINK1000 is a multi-function pin used<br>to configure the 88E1111 device at the de-<br>assertion of hardware reset. |
| E8                 | B33              | 95                | LED_DUPLEX   | O, mA       | Parallel LED duplex or duplex/collision<br>modes. The LED_DUPLEX pin may be pro-<br>grammed to Mode 1 or Mode 2 by setting<br>register bit 24.2.<br>Mode 1<br>Low = Full-duplex<br>High = Half-duplex<br>Blink = Collision<br>Mode 2<br>Low = Full-duplex<br>High = Half-duplex<br>High = Half-duplex<br>Mode 3<br>Low = Fiber Link up<br>High = Fiber Link down<br>LED_DUPLEX is a multi-function pin used to<br>configure the 88E1111 device at the de-<br>assertion of hardware reset.                          |

#### Table 10: LED Interface (Continued)

| 117-TFBGA<br>Pin # | 96-aQFN<br>Pin # | 128-PQFP<br>Pin # | Pin Name | Pin<br>Type | Description   |
|--------------------|------------------|-------------------|----------|-------------|---|
| C9                 | A37              | 92                | LED_RX   | O, mA       | Parallel LED Receive Activity or Receive<br>Activity/Link modes. LED_RX may be pro-<br>grammed to Mode 1 or Mode 2 by setting<br>register bit 24.1. |
|                    |                  |                   |          |             | Mode 1<br>Low = Receiving<br>High = Not receiving   |
|                    |                  |                   |          |             | Mode 2<br>Low = Link up<br>High = Link down<br>Blink = Receiving  |
|                    |                  |                   |          |             | LED_RX is a multi-function pin used to con-<br>figure the 88E1111 device at the de-asser-<br>tion of hardware reset.                                |
| D9                 | B32              | 91                | LED_TX   | O, mA       | Parallel LED Transmit Activity or RX/TX<br>Activity/Link modes. LED_TX may be pro-<br>grammed to Mode 1 or Mode 2 by setting<br>register bit 24.0.  |
|                    |                  |                   |          |             | Mode 1<br>Low = Transmitting<br>High = Not transmitting   |
|                    |                  |                   |          |             | Mode 2<br>Low = Link up<br>High = Link down<br>Blink = Transmitting or receiving  |
|                    |                  |                   |          |             | LED_TX is a multi-function pin used to con-<br>figure the 88E1111 device at the de-asser-<br>tion of hardware reset.                                |

Table 10: LED Interface (Continued)



#### Table 11: JTAG Interface

| 117-TFBGA<br>Pin # | 96-aQFN<br>Pin # | 128-PQFP<br>Pin # | Pin Type | Pin<br>Name | Description   |
|--------------------|------------------|-------------------|----------|-------------|---|
| L7                 | B21              | 67                | TDI      | I, PU       | Boundary scan test data input.<br>TDI contains an internal 150 kohm pull-up<br>resistor.  |
| L8                 | B22              | 69                | TMS      | I, PU       | Boundary scan test mode select input.<br>TMS contains an internal 150 kohm pull-up<br>resistor.   |
| L9                 | A26              | 70                | ТСК      | I, PU       | Boundary scan test clock input.<br>TCK contains an internal 150 kohm pull-up<br>resistor.   |
| M9                 | A25              | 68                | TRSTn    | I, PU       | Boundary scan test reset input. Active low.<br>TRSTn contains an internal 150 kohm pull-<br>up resistor as per the 1149.1 specification.<br>After power up, the JTAG state machine<br>should be reset by applying a low signal on<br>this pin, or by keeping TMS high and apply-<br>ing 5 TCK pulses, or by pulling this pin low<br>by a 4.7 kohm resistor. |
| К8                 | A27              | 72                | TDO      | 0, Z        | Boundary scan test data output.   |

| 117-TFBGA<br>Pin # | 96-aQFN<br>Pin # | 128-PQFP<br>Pin # | Pin Name  | Pin<br>Type | Description  |
|--------------------|------------------|-------------------|-----------|-------------|--|
| К2                 | B11              | 31                | 125CLK    | 0           | Clock 125. A generic 125 MHz clock refer-<br>ence generated for use on the MAC device.<br>This output can be disabled via DIS_125<br>through the CONFIG[3] pin.  |
| D8                 | A35              | 88                | CONFIG[0] | 1           | CONFIG[0] pin configures PHY_ADR[2:0]<br>bits of the physical address.<br>Each LED pin is hardwired to a constant<br>value. The values associated to the CON-<br>FIG[0] pin are latched at the de-assertion of<br>hardware reset.<br>CONFIG[0] pin must be tied to one of the<br>pins based on the configuration options<br>selected. They should not be left floating.<br>For the Two-Wire Serial Interface (TWSI)<br>device address, the lower 5 bits, which are<br>PHYADR[4:0], are latched during hardware<br>reset, and the device address bits [6:5] are<br>fixed at '10'. |
| E9                 | B30              | 87                | CONFIG[1] | 1           | <ul> <li>CONFIG[1] pin configures PHY_ADR[4:3] and ENA_PAUSE options.</li> <li>Each LED pin is hardwired to a constant value. The values associated to the CON-FIG[1] pin are latched at the de-assertion of hardware reset.</li> <li>CONFIG[1] pin must be tied to one of the pins based on the configuration options selected. They should not be left floating.</li> <li>For the TWSI device address, the lower 5 bits, which are PHYADR[4:0], are latched during hardware reset, and the device address bits [6:5] are fixed at '10'.</li> </ul>                             |

Table 12: Clock/Configuration/Reset/I/O



| 117-TFBGA<br>Pin # | 96-aQFN<br>Pin # | 128-PQFP<br>Pin # | Pin Name  | Pin<br>Type | Description  |
|--------------------|------------------|-------------------|-----------|-------------|--|
| F8                 | A34              | 86                | CONFIG[2] | 1           | CONFIG[2] pin configures ANEG[3:1] bits.<br>Each LED pin is hardwired to a constant<br>value. The values associated to the CON-<br>FIG[2] pin are latched at the de-assertion of<br>hardware reset.<br>CONFIG[2] pin must be tied to one of the<br>pins based on the configuration options<br>selected. They should not be left floating.                          |
| G7                 | A33              | 82                | CONFIG[3] | 1           | CONFIG[3] pin configures ANEG[0],<br>ENA_XC, and DIS_125 options.<br>Each LED pin is hardwired to a constant<br>value. The values associated to the CON-<br>FIG[3] pin are latched at the de-assertion of<br>hardware reset.<br>CONFIG[3] pin must be tied to one of the<br>pins based on the configuration options<br>selected. They should not be left floating. |
| F9                 | B28              | 81                | CONFIG[4] | I           | CONFIG[4] pin configures<br>HWCFG_MODE[2:0] options.   |
| G9                 | A32              | 80                | CONFIG[5] | I           | CONFIG[5] pin configures DIS_FC,<br>DIS_SLEEP, and HWCFG_MODE[3]<br>options.   |
| G8                 | B27              | 79                | CONFIG[6] | I           | CONFIG[6] pin configures SEL_TWSI,<br>INT_POL, and 75/50 OHM options.  |
| H8                 | B26              | 77                | SEL_FREQ  |             | Frequency Selection for XTAL1 input<br>NC = Selects 25 MHz clock input.<br>Tied low = Selects 125 MHz clock input.<br>Internally divided to 25 MHz.<br>SEL_FREQ is internally pulled up.   |
| H9                 | A30              | 76                | XTAL1     | I           | Reference Clock. 25 MHz $\pm$ 50 ppm or 125 MHz $\pm$ 50 ppm oscillator input. PLL clocks are not recommended.   |
| J9                 | B25              | 75                | XTAL2     | 0           | Reference Clock. 25 MHz ± 50 ppm toler-<br>ance crystal reference. When the XTAL2 pin<br>is not connected, it should be left floating.<br>There is no option for a 125 MHz crystal.<br>See "Crystal Oscillator" Application Note for<br>details.   |

#### Table 12: Clock/Configuration/Reset/I/O (Continued)

| 117-TFBGA<br>Pin # | 96-aQFN<br>Pin # | 128-PQFP<br>Pin # | Pin Name | Pin<br>Type | Description  |
|--------------------|------------------|-------------------|----------|-------------|--|
| КЗ                 | B13              | 36                | RESETn   | I           | Hardware reset. Active low. XTAL1 must be<br>active for a minimum of 10 clock cycles<br>before the rising edge of RESETn. RESETn<br>must be pulled high for normal operation.  |
| L4                 | A15              | 37                | COMA     | 1           | COMA disables all active circuitry to draw<br>absolute minimum power. The COMA power<br>mode can be activated by asserting high on<br>the COMA pin. To deactivate the COMA<br>power mode, tie the COMA pin low. Upon<br>deactivating COMA mode, the 88E1111<br>device will continue normal operation.<br>The COMA power mode cannot be enabled<br>as long as hardware reset is enabled.<br>In COMA mode, the PHY cannot wake up on<br>its own by detecting activity on the CAT 5<br>cable. |

 Table 12:
 Clock/Configuration/Reset/I/O (Continued)



#### Table 13: Test

| 117-TFBGA<br>Pin # | 96-aQFN<br>Pin # | 128-PQFP<br>Pin # | Pin Name         | Pin<br>Type  | Description  |
|--------------------|------------------|-------------------|------------------|--------------|--|
| M5<br>M6           | A20<br>B18       |                   | HSDAC+<br>HSDAC- | Analog<br>PD | Test pins. These pins should be left floating but brought out for probing. |

#### Table 14: Control and Reference

| 117-TFBGA<br>Pin # | 96-aQFN<br>Pin # | 128-PQFP<br>Pin # | Pin Name | Pin<br>Type | Description  |
|--------------------|------------------|-------------------|----------|-------------|--|
| M2                 | B14              | 39                | RSET     | Analog<br>I | Constant voltage reference. External 5.0<br>kohm 1% resistor connection to VSS<br>required for each pin. |

| 117-TFBGA<br>Pin #                           | 96-aQFN<br>Pin #  | 128-PQFP<br>Pin #  | Pin Name | Pin<br>Type | Description  |
|--|---|--|----------|-------------|--|
| B7<br>M3<br>M4<br>M7<br>M8<br>N5             | B15<br>A19<br>B17<br>B19<br>A24<br>B36                  | 44<br>49<br>52<br>59<br>64<br>104                                    | AVDD     | Power       | Analog Power. 2.5V.  |
| C6<br>C7<br>D7<br>E3<br>E7<br>F3<br>J3<br>J7 | A1<br>B3<br>B5<br>A8<br>A31<br>B29<br>A36<br>A38<br>A46 | 2<br>6<br>12<br>17<br>23<br>27<br>78<br>85<br>90<br>96<br>117<br>118 | DVDD     | Power       | Digital Power. 1.0V (Instead of 1.0V, 1.2V can be used).               |
| B9<br>F7<br>J8                               | B24<br>B31<br>B34                                       | 73<br>89<br>97   | VDDOH    | Power       | 2.5V Power Supply for LED and CONFIG pins.                             |
| K9<br>L2                                     | B12<br>B23  | 34<br>71   | VDDOX    | Power       | 2.5V Supply for the MDC/MDIO, INTn,<br>125CLK, RESETn, JTAG pin Power. |
| B4<br>C2<br>K1                               | A3<br>A11<br>B41<br>A52                                 | 5<br>11<br>30<br>122   | VDDO     | Power       | 2.5V I/O supply for the MAC interface pins.                            |

Table 15: Power & Ground



| 117-TFBGA<br>Pin #  | 96-aQFN<br>Pin # | 128-PQFP<br>Pin #  | Pin Name | Pin<br>Type | Description                                       |
|---|------------------|--|----------|-------------|---|
| Pin #<br>D4<br>D5<br>D6<br>E4<br>E5<br>E6<br>F4<br>F5<br>F6<br>G4<br>G5<br>G6<br>H4<br>H5<br>H6<br>J4<br>J5<br>J6<br>K4<br>K5<br>K6<br>L5 | Pin #<br>EPAD    | Pin #         1         9         15         21         22         38         40         43         45         48         51         55         58         60         63         65         66         83         84         93         94         101 | VSS      | GND         | Global ground                                     |
| L6<br>H7  | A29              | 102<br>103<br>106<br>108<br>111<br>116<br>119<br>127<br>74   | VSSC     | GND         | Ground reference for XTAL1 and XTAL2              |
|   |                  |  |          |             | pins. This pin must be connected to the ground.   |
| G1<br>K7  | A7<br>A28        | 50   | NC       | NC          | No connect. Do not connect these pins to anything |

#### Table 15: Power & Ground (Continued)

| 1.5 | I/O State at | Various | Test or | Reset | Modes |
|-----|--------------|---------|---------|-------|-------|
|-----|--------------|---------|---------|-------|-------|

| Pin(s)                                 | Isolate                                     | Loopback<br>or Normal<br>operation          | Software<br>Reset                           | Hardware<br>Reset | Power Down                                     | Coma  | Power<br>Down and<br>Isolate                |
|--|---|---|---|-------------------|--|---|---|
| MDI[3:0]±                              | Active                                      | Active                                      | Tri-state                                   | Tri-state         | Tri-state                                      | Tri-state   | Tri-state                                   |
| TX_CLK                                 | Tri-state                                   | Active                                      | Reg. 16.3<br>state<br>0 = Low<br>1 = Active | Low               | Reg. 16.3 state<br>0 = Low<br>1 = Active       | Reg. 16.3<br>state<br>0 = Low<br>0 = Static but<br>can be either<br>high or low | Tri-state                                   |
| RXD[0],<br>RXD[2]                      | Tri-state                                   | Active                                      | High  | High              | High   | High  | Tri-state                                   |
| RXD[7:3,1],<br>RX_DV,<br>RX_ER,<br>CRS | Tri-state                                   | Active                                      | Low   | Low               | Low  | Low   | Tri-state                                   |
| COL                                    | Tri-state                                   | TBI mode -<br>input<br>else -active         | Tri-state                                   | Tri-state         | TBI mode -<br>input<br>else - low              | TBI mode -<br>input<br>else - low   | Tri-state                                   |
| RX_CLK                                 | Tri-state                                   | Active                                      | Reg. 16.3<br>state<br>0 = Low<br>1 = Active | Low               | Reg. 16.3 state<br>0 = Low<br>1 = Active       | Reg. 16.3<br>state<br>0 = Low<br>0 = Static but<br>can be either<br>high or low | Tri-state                                   |
| S_CLK±<br>S_OUT±                       | Active                                      | Active                                      | Tri-state                                   | Tri-state         | Reg. 16.3 state<br>0 = Tri-state<br>1 = Active | Tri-state   | Active                                      |
| MDIO                                   | Active                                      | Active                                      | Active                                      | Tri-state         | Active   | Tri-state   | Active                                      |
| INT                                    | Active                                      | Active                                      | Tri-state                                   | Tri-state         | Tri-state                                      | Tri-state   | Tri-state                                   |
| LED_***                                | Active                                      | Active                                      | High  | High              | High   | High  | High  |
| TDO                                    | Tri-state                                   | Tri-state                                   | Tri-state                                   | Tri-state         | Tri-state                                      | Active  | Tri-state                                   |
| 125CLK                                 | Reg. 16.4<br>state<br>0 = Toggle<br>1 = Low | Reg. 16.4<br>state<br>0 = Toggle<br>1 = Low | Reg. 16.4<br>state<br>0 = Toggle<br>1 = Low | Toggle            | Reg. 16.4 state<br>0 = Toggle<br>1 = Low       | Reg. 16.3<br>state<br>0 = Static but<br>can be either<br>high or low<br>0 = Low | Reg. 16.4<br>state<br>0 = Toggle<br>1 = Low |



## 1.6 117-Pin TFBGA Pin Assignment List - Alphabetical by Signal Name

| Pin # | Pin Name    | Pin # | Pin Name     |  |
|-------|-------------|-------|--------------|--|
| K2    | 125CLK      | A9    | LED_LINK1000 |  |
| B7    | AVDD        | C9    | LED_RX       |  |
| M3    | AVDD        | D9    | LED_TX       |  |
| M4    | AVDD        | L3    | MDC          |  |
| M7    | AVDD        | N2    | MDI[0]-      |  |
| M8    | AVDD        | N1    | MDI[0]+      |  |
| N5    | AVDD        | N4    | MDI[1]-      |  |
| B6    | COL         | N3    | MDI[1]+      |  |
| L4    | COMA        | N7    | MDI[2]-      |  |
| D8    | CONFIG[0]   | N6    | MDI[2]+      |  |
| E9    | CONFIG[1]   | N9    | MDI[3]-      |  |
| F8    | CONFIG[2]   | N8    | MDI[3]+      |  |
| G7    | CONFIG[3]   | M1    | MDIO         |  |
| F9    | CONFIG[4]   | G1    | NC           |  |
| G9    | CONFIG[5]   | K7    | NC           |  |
| G8    | CONFIG[6]   | К3    | RESETn       |  |
| B5    | CRS         | M2    | RSET         |  |
| C6    | DVDD        | B2    | RXD0         |  |
| C7    | DVDD        | D3    | RXD1         |  |
| D7    | DVDD        | C3    | RXD2         |  |
| E3    | DVDD        | B3    | RXD3         |  |
| E7    | DVDD        | C4    | RXD4         |  |
| F3    | DVDD        | A1    | RXD5         |  |
| J3    | DVDD        | A2    | RXD6         |  |
| J7    | DVDD        | C5    | RXD7         |  |
| E2    | GTX_CLK     | C1    | RX_CLK       |  |
| M6    | HSDAC-      | B1    | RX_DV        |  |
| M5    | HSDAC+      | D2    | RX_ER        |  |
| L1    | INTn        | A6    | S_CLK-       |  |
| E8    | LED_DUPLEX  | A5    | S_CLK+       |  |
| C8    | LED_LINK10  | A4    | S_IN-        |  |
| B8    | LED_LINK100 | A3    | S_IN+        |  |
# 1.6 117-Pin TFBGA Pin Assignment List - Alphabetical by Signal Name (Continued)

| Pin # | Pin Name | Pin # | Pin Name |
|-------|----------|-------|----------|
| A8    | S_OUT-   | D4    | VSS      |
| A7    | S_OUT+   | D5    | VSS      |
| H8    | SEL_FREQ | D6    | VSS      |
| L9    | тск      | E4    | VSS      |
| L7    | TDI      | E5    | VSS      |
| K8    | TDO      | E6    | VSS      |
| L8    | TMS      | F4    | VSS      |
| M9    | TRSTn    | F5    | VSS      |
| F1    | TXD0     | F6    | VSS      |
| G2    | TXD1     | G4    | VSS      |
| G3    | TXD2     | G5    | VSS      |
| H2    | TXD3     | G6    | VSS      |
| H1    | TXD4     | H4    | VSS      |
| H3    | TXD5     | H5    | VSS      |
| J1    | TXD6     | H6    | VSS      |
| J2    | TXD7     | J4    | VSS      |
| D1    | TX_CLK   | J5    | VSS      |
| E1    | TX_EN    | J6    | VSS      |
| F2    | TX_ER    | K4    | VSS      |
| B4    | VDDO     | K5    | VSS      |
| C2    | VDDO     | K6    | VSS      |
| K1    | VDDO     | L5    | VSS      |
| B9    | VDDOH    | L6    | VSS      |
| F7    | VDDOH    | H7    | VSSC     |
| J8    | VDDOH    | H9    | XTAL1    |
| K9    | VDDOX    | J9    | XTAL2    |
| L2    | VDDOX    |       |          |



### 1.7 96-Pin aQFN Pin Assignment List - Alphabetical by Signal Name

NOTE: The 96-pin BCC package is obsolete and is no longer available. The 96-Pin aQFN package is a pin compatible replacement for the 96-Pin BCC package.

| 96- Pin<br>BCC Pin # | 96- Pin<br>aQFN Pin # | Pin Name   | 96- Pin<br>BCC Pin # | 96- Pin<br>aQFN Pin # | Pin Name     |
|----------------------|-----------------------|------------|----------------------|-----------------------|--------------|
| 22                   | B11                   | 125CLK     | 74                   | A40                   | LED_LINK100  |
| 32                   | B15                   | AVDD       | 73                   | A39                   | LED_LINK1000 |
| 35                   | A19                   | AVDD       | 69                   | A37                   | LED_RX       |
| 36                   | B17                   | AVDD       | 68                   | B32                   | LED_TX       |
| 40                   | B19                   | AVDD       | 25                   | A14                   | MDC          |
| 45                   | A24                   | AVDD       | 31                   | A17                   | MDI[0]-      |
| 78                   | B36                   | AVDD       | 29                   | A16                   | MDI[0]+      |
| 83                   | A45                   | COL        | 34                   | B16                   | MDI[1]-      |
| 27                   | A15                   | СОМА       | 33                   | A18                   | MDI[1]+      |
| 65                   | A35                   | CONFIG[0]  | 41                   | A22                   | MDI[2]-      |
| 64                   | B30                   | CONFIG[1]  | 39                   | A21                   | MDI[2]+      |
| 63                   | A34                   | CONFIG[2]  | 43                   | A23                   | MDI[3]-      |
| 61                   | A33                   | CONFIG[3]  | 42                   | B20                   | MDI[3]+      |
| 60                   | B28                   | CONFIG[4]  | 24                   | A13                   | MDIO         |
| 59                   | A32                   | CONFIG[5]  | 13                   | A7                    | NC           |
| 58                   | B27                   | CONFIG[6]  | 51                   | A28                   | NC           |
| 84                   | B39                   | CRS        | 28                   | B13                   | RESETn       |
| 1                    | A1                    | DVDD       | 30                   | B14                   | RSET         |
| 6                    | B3                    | DVDD       | 95                   | A51                   | RXD0         |
| 10                   | B5                    | DVDD       | 92                   | B43                   | RXD1         |
| 15                   | A8                    | DVDD       | 93                   | A50                   | RXD2         |
| 57                   | A31                   | DVDD       | 91                   | A49                   | RXD3         |
| 62                   | B29                   | DVDD       | 90                   | B42                   | RXD4         |
| 67                   | A36                   | DVDD       | 89                   | A48                   | RXD5         |
| 71                   | A38                   | DVDD       | 87                   | A47                   | RXD6         |
| 85                   | A46                   | DVDD       | 86                   | B40                   | RXD7         |
| 8                    | B4                    | GTX_CLK    | 2                    | B1                    | RX_CLK       |
| 38                   | B18                   | HSDAC-     | 94                   | B44                   | RX_DV        |
| 37                   | A20                   | HSDAC+     | 3                    | A2                    | RX_ER        |
| 23                   | A12                   | INTn       | 80                   | B37                   | S_CLK-       |
| 70                   | B33                   | LED_DUPLEX | 79                   | A43                   | S_CLK+       |
| 76                   | B35                   | LED_LINK10 | 81                   | A44                   | S_IN-        |

### 1.7 96-Pin aQFN Pin Assignment List - Alphabetical by Signal Name (Continued)

NOTE: The 96-pin BCC package is obsolete and is no longer available. The 96-Pin aQFN package is a pin compatible replacement for the 96-Pin BCC package.

| 96- Pin<br>BCC Pin # | 96- Pin<br>aQFN Pin # | Pin Name | 96- Pin<br>BCC Pin # | 96- Pin<br>aQFN Pin # | Pin Name |
|----------------------|-----------------------|----------|----------------------|-----------------------|----------|
| 82                   | B38                   | S_IN+    | 4                    | B2                    | TX_CLK   |
| 75                   | A41                   | S_OUT-   | 9                    | A5                    | TX_EN    |
| 77                   | A42                   | S_OUT+   | 7                    | A4                    | TX_ER    |
| 56                   | B26                   | SEL_FREQ | 5                    | A3                    | VDDO     |
| 49                   | A26                   | ТСК      | 21                   | A11                   | VDDO     |
| 44                   | B21                   | TDI      | 88                   | B41                   | VDDO     |
| 50                   | A27                   | TDO      | 96                   | A52                   | VDDO     |
| 46                   | B22                   | TMS      | 52                   | B24                   | VDDOH    |
| 47                   | A25                   | TRSTn    | 66                   | B31                   | VDDOH    |
| 11                   | A6                    | TXD0     | 72                   | B34                   | VDDOH    |
| 12                   | B6                    | TXD1     | 26                   | B12                   | VDDOX    |
| 14                   | B7                    | TXD2     | 48                   | B23                   | VDDOX    |
| 16                   | B8                    | TXD3     | EPAD                 | EPAD                  | VSS      |
| 17                   | A9                    | TXD4     | 53                   | A29                   | VSSC     |
| 18                   | В9                    | TXD5     | 55                   | A30                   | XTAL1    |
| 19                   | A10                   | TXD6     | 54                   | B25                   | XTAL2    |
| 20                   | B10                   | TXD7     |                      |                       |          |



### 1.8 128-Pin PQFP Pin Assignment List - Alphabetical by Signal Name

| Pin # | Pin Name  | Pin # | Pin Name     |
|-------|-----------|-------|--------------|
| 31    | 125CLK    | 32    | INTn         |
| 44    | AVDD      | 95    | LED_DUPLEX   |
| 49    | AVDD      | 100   | LED_LINK10   |
| 52    | AVDD      | 99    | LED_LINK100  |
| 59    | AVDD      | 98    | LED_LINK1000 |
| 64    | AVDD      | 92    | LED_RX       |
| 104   | AVDD      | 91    | LED_TX       |
| 114   | COL       | 35    | MDC          |
| 37    | COMA      | 41    | MDI[0]+      |
| 88    | CONFIG[0] | 42    | MDI[0]-      |
| 87    | CONFIG[1] | 46    | MDI[1]+      |
| 86    | CONFIG[2] | 47    | MDI[1]-      |
| 82    | CONFIG[3] | 56    | MDI[2]+      |
| 81    | CONFIG[4] | 57    | MDI[2]-      |
| 80    | CONFIG[5] | 61    | MDI[3]+      |
| 79    | CONFIG[6] | 62    | MDI[3]-      |
| 115   | CRS       | 33    | MDIO         |
| 2     | DVDD      | 50    | NC           |
| 6     | DVDD      | 36    | RESETn       |
| 12    | DVDD      | 39    | RSET         |
| 17    | DVDD      | 7     | RX_CLK       |
| 23    | DVDD      | 4     | RX_DV        |
| 27    | DVDD      | 8     | RX_ER        |
| 78    | DVDD      | 3     | RXD0         |
| 85    | DVDD      | 128   | RXD1         |
| 90    | DVDD      | 126   | RXD2         |
| 96    | DVDD      | 125   | RXD3         |
| 117   | DVDD      | 124   | RXD4         |
| 118   | DVDD      | 123   | RXD5         |
| 14    | GTX_CLK   | 121   | RXD6         |
| 53    | HSDAC+    | 120   | RXD7         |
| 54    | HSDAC-    | 110   | S_CLK+       |

### 1.8 128-Pin PQFP Pin Assignment List - Alphabetical by Signal Name (Continued)

| Pin # | Pin Name | Pin # | Pin Name |
|-------|----------|-------|----------|
| 109   | S_CLK-   | 9     | VSS      |
| 113   | S_IN+    | 15    | VSS      |
| 112   | S_IN-    | 21    | VSS      |
| 107   | S_OUT+   | 22    | VSS      |
| 105   | S_OUT-   | 38    | VSS      |
| 77    | SEL_FREQ | 40    | VSS      |
| 70    | ТСК      | 43    | VSS      |
| 67    | TDI      | 45    | VSS      |
| 72    | TDO      | 48    | VSS      |
| 69    | TMS      | 51    | VSS      |
| 68    | TRSTn    | 55    | VSS      |
| 10    | TX_CLK   | 58    | VSS      |
| 16    | TX_EN    | 60    | VSS      |
| 13    | TX_ER    | 63    | VSS      |
| 18    | TXD0     | 65    | VSS      |
| 19    | TXD1     | 66    | VSS      |
| 20    | TXD2     | 83    | VSS      |
| 24    | TXD3     | 84    | VSS      |
| 25    | TXD4     | 93    | VSS      |
| 26    | TXD5     | 94    | VSS      |
| 28    | TXD6     | 101   | VSS      |
| 29    | TXD7     | 102   | VSS      |
| 5     | VDDO     | 103   | VSS      |
| 11    | VDDO     | 106   | VSS      |
| 30    | VDDO     | 108   | VSS      |
| 122   | VDDO     | 111   | VSS      |
| 73    | VDDOH    | 116   | VSS      |
| 89    | VDDOH    | 119   | VSS      |
| 97    | VDDOH    | 127   | VSS      |
| 34    | VDDOX    | 74    | VSSC     |
| 71    | VDDOX    | 76    | XTAL1    |
| 1     | VSS      | 75    | XTAL2    |



### **Section 2. Package Mechanical Dimensions**

### 2.1 117-pin TFBGA Package



| Dimensions in mm |       |       |       |  |
|------------------|-------|-------|-------|--|
| Symbol           | MIN   | NOM   | МАХ   |  |
| A                |       |       | 1.54  |  |
| A1               | 0.40  | 0.50  | 0.60  |  |
| A2               | 0.84  | 0.89  | 0.94  |  |
| С                | 0.32  | 0.36  | 0.40  |  |
| D                | 9.90  | 10.00 | 10.10 |  |
| E                | 13.90 | 14.00 | 14.10 |  |
| D1               |       | 8.00  |       |  |
| E1               |       | 12.00 |       |  |
| е                |       | 1.00  |       |  |
| b                | 0.50  | 0.60  | 0.70  |  |
| aaa              | 0.20  |       |       |  |
| bbb              | 0.25  |       |       |  |
| ссс              | 0.35  |       |       |  |
| ddd              | 0.15  |       |       |  |
| MD/ME            |       |       |       |  |

| Table 16: | 117-Pin TFBGA Package Dimensions   |
|-----------|------------------------------------|
| Table IV. | The in the boar ackage billensions |

| NOTE:   |
|---|
| 1. CONTROLLING DIMENSION: MILLIMETER.   |
| 2. PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.   |
| 3. DIMENSION b IS MEASURED AT THE MAXIMUM SOLDER BALL<br>DIAMETER, PARALLEL TO PRIMARY DATUM C. |



#### 2.2 96-pin BCC Package - Top View - OBSOLETE - No Longer Available - Replaced by the 96-Pin aQFN Package

#### Note

 $\geq$ 

The 96-Pin aQFN package is a pin compatible replacement for the 96-Pin BCC package. See Product Change Notification 1210066 and Table 20 for details.



Copyright © 2013 Marvell October 10, 2013

#### 2.3 96-Pin BCC Package - Bottom View - OBSOLETE - No Longer Available - Replaced by the 96-Pin aQFN Package





### 2.4 96-pin aQFN Package - Top View



SECTIONC-C

### 2.5 96-Pin aQFN Package - Bottom View





| Controlling Dimension: MM |                  |                  |       |  |  |
|---------------------------|------------------|------------------|-------|--|--|
| Symbol                    | MIN NOM MAX      |                  |       |  |  |
| A                         |                  |                  | 0.85  |  |  |
| A3                        | 0.020            | 0.050            | 0.080 |  |  |
| A2                        | 0.640            | 0.675            | 0.710 |  |  |
| A1                        | 0.120            | 0.130            | 0.140 |  |  |
| b                         | 0.250            | 0.300            | 0.350 |  |  |
| b1                        | 0.350            | 0.400            | 0.450 |  |  |
| D                         |                  | 9.00 BSC         |       |  |  |
| D2                        | 4.700            | 4.800            | 4.900 |  |  |
| E                         | 9.00 BSC         |                  |       |  |  |
| E2                        | 5.700            | 5.800            | 5.900 |  |  |
| еT                        | 0.600            |                  |       |  |  |
| eR                        | 0.600            |                  |       |  |  |
| К                         | 0.350            | 0.400            | 0.450 |  |  |
| K1                        | 0.850            | 0.900            | 0.950 |  |  |
| L                         | 0.150            | 0.200            | 0.250 |  |  |
|                           | Tolerances of Fo | orm and Position |       |  |  |
| aaa                       | 0.150            |                  |       |  |  |
| bbb                       | 0.100            |                  |       |  |  |
| ddd                       | 0.050            |                  |       |  |  |
| ссс                       | 0.080            |                  |       |  |  |
| eee                       | 0.080            |                  |       |  |  |
| fff                       | 0.100            |                  |       |  |  |

#### Table 17: 96-Pin aQFN Package Dimensions



### 2.6 128-Pin PQFP Package



### Section 3. Order Information

### 3.1 Ordering Part Numbers and Package Markings

Figure 6 shows the ordering part numbering scheme for the 88E1111 devices. Contact Marvell<sup>®</sup> FAEs or sales representatives for complete ordering information.

#### Figure 6: Sample Part Number



#### Table 18: 88E1111 Part Order Options - RoHS 6/6 Compliant Package

| Package Type   | Part Order Number   |
|--|---------------------|
| 88E1111 117-pin TFBGA - Commercial   | 88E1111-XX-BAB1C000 |
| 88E1111 117-pin TFBGA - Industrial   | 88E1111-XX-BAB1I000 |
| 88E1111 96-pin BCC - Commercial (OBSOLETE - no longer available - replaced by 96-pin aQFN) | 88E1111-XX-CAA1C000 |
| 88E1111 96-pin BCC - Industrial (OBSOLETE - no longer available - replaced by 96-pin aQFN) | 88E1111-XX-CAA1I000 |
| 88E1111 128-pin PQFP - Commercial  | 88E1111-XX-RCJ1C000 |

#### Table 19: 88E1111 Part Order Options - Green Compliant Package

| Package Type                   | Part Order Number   |
|--------------------------------|---------------------|
| 88E1111 96-pin aQFN Commercial | 88E1111-XX-NDC2C000 |
| 88E1111 96-pin aQFN Industrial | 88E1111-XX-NDC2I000 |

| Table 20: 96-pin BCC Package Replacement Part Nu |  |
|--|--|
| Existing 96-pin BCC Package Part Number          | Recommended 96-pin aQFN Package<br>Replacement Part Number |
| 88E1111-B0-CAA-C000                              | 88E1111-B0-NDC2C000  |
| 88E1111-B0-CAA1C000                              | 88E1111-B0-NDC2C000  |
| 88E1111-B2-CAA-C000                              | 88E1111-B2-NDC2C000  |
| 88E1111-B2-CAA-I000                              | 88E1111-B2-NDC2I000  |
| 88E1111-B2-CAA1C000                              | 88E1111-B2-NDC2C000  |
| 88E1111-B2-CAA11000                              | 88E1111-B2-NDC2I000  |

 Table 20:
 96-pin BCC Package Replacement Part Numbers

#### 3.1.1 RoHS 5/6 Compliant Marking Examples

Figure 7 is an example of the package marking and pin 1 location for the 88E1111 117-pin TFBGA commercial RoHS 5/6 compliant package.







Figure 8 is an example of the package marking and pin 1 location for the 88E1111 117-pin TFBGA Industrial RoHS 5/6 compliant package.

#### Figure 8: 88E1111 117-pin TFBGA Industrial RoHS 5/6 Compliant Package Marking and Pin 1 Location



Note: The above example is not drawn to scale. Location of markings is approximate.

Figure 9 is an example of the package marking and pin 1 location for the 88E1111 128-pin PQFP Commercial RoHS 5/6 compliant package.

#### Figure 9: 88E1111 128-pin PQFP Commercial RoHS 5/6 Compliant Package Marking and Pin 1 Location



### 3.1.2 RoHS 6/6 Compliant Marking Examples

Figure 10 is an example of the package marking and pin 1 location for the 88E1111 117-pin TFBGA commercial RoHS 6/6 compliant package.

## Figure 10: 88E1111 117-pin TFBGA Commercial RoHS 6/6 Compliant Package Marking and Pin 1 Location



Note: The above example is not drawn to scale. Location of markings is approximate.

Figure 11 is an example of the package marking and pin 1 location for the 88E1111 117-pin TFBGA industrial RoHS 6/6 compliant package.

#### Figure 11: 88E1111 117-pin TFBGA Industrial RoHS 6/6 Compliant Package Marking and Pin 1 Location





Figure 12 is an example of the package marking and pin 1 location for the 88E1111 128-pin PQFP Commercial RoHS 6/6 compliant package.

#### Figure 12: 88E1111 128-pin PQFP Commercial RoHS 6/6 Compliant Package Marking and Pin 1 Location



#### 3.1.3 Green Compliant Marking Examples

Figure 13 is an example of the package marking and pin 1 location for the 88E1111 96-pin aQFN Commercial Green compliant package.

#### Figure 13: 88E1111 96-pin aQFN Commercial Green Compliant Package Marking and Pin 1 Location



Note: The above example is not drawn to scale. Location of markings is approximate.

Figure 14 is an example of the package marking and pin 1 location for the 88E1111 96-pin aQFN Industrial Green compliant package.

#### Figure 14: 88E1111 96-pin aQFN Industrial Green Compliant Package Marking and Pin 1 Location





MARVELL

Marvell Semiconductor, Inc. 5488 Marvell Lane Santa Clara, CA 95054, USA

> Tel: 1.408.222.2500 Fax: 1.408.988.8279

> > www.marvell.com

Marvell. Moving Forward Faster