256K I²C Serial EEPROM

Device Selection Table

Part Number	Vcc Range	Max. Clock Frequency	Temp. Ranges	Available Packages
24AA256	1.7V-5.5V	400 kHz ⁽¹⁾	I, E	MF, MS, P, SN, SM, MNY, ST, CS
24LC256	2.5V-5.5V	400 kHz	I, E	MF, MS, P, SN, SM, MNY, ST
24FC256	1.7V-5.5V	1 MHz ⁽²⁾	I	MF, MS, P, SN, SM, MNY, ST

Note 1: 100 kHz for Vcc < 2.5V. 2: 400 kHz for Vcc < 2.5V.

Features

- Single Supply with Operation Down to 1.7V for 24AA256 and 24FC256 Devices, 2.5V for 24LC256 Devices
- · Low-Power CMOS Technology:
 - Write current: 3 mA, maximum
 - Standby current: 1 µA maximum (I-temp.)
- Two-Wire Serial Interface, I²C Compatible
- · Cascadable up to Eight Devices
- · Schmitt Trigger Inputs for Noise Suppression
- · Output Slope Control to Eliminate Ground Bounce
- · 100 kHz, 400 kHz and 1 MHz Compatibility
- · Page Write Time: 5 ms, maximum
- Self-Timed Erase/Write Cycle
- · 64-Byte Page Write Buffer
- · Hardware Write-Protect
- ESD Protection >4000V
- · More than One Million Erase/Write Cycles
- · Data Retention >200 years
- · Factory Programming Available
- · RoHS Compliant
- Temperature Ranges:

Industrial (I): -40°C to +85°C
 Extended (E): -40°C to +125°C

· Automotive AEC-Q100 Qualified

Packages


 8-Lead DFN, 8-Lead MSOP, 8-Lead PDIP, 8-Lead SOIC, 8-Lead SOIJ, 8-Lead TDFN, 8-Lead TSSOP and 8-Ball CSP

Description


The Microchip Technology Inc. 24XX256⁽¹⁾ is a 32K x 8 (256 Kbit) Serial Electrically Erasable PROM, capable of operation across a broad voltage range (1.7V to 5.5V). It has been developed for advanced, low-power applications such as personal communications or data acquisition. This device also has a page write capability of up to 64 bytes of data. This device is capable of both random and sequential reads up to the 256K boundary. Functional address lines allow up to eight devices on the same bus, for up to 2 Mbit address space.

Note 1: 24XX256 is used in this document as a generic part number for the 24AA256/24LC256/24FC256 devices.

Package Types



Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

Vcc	6.5\
All inputs and outputs w.r.t. Vss	0.6V to Vcc +1.0\
Storage temperature	65°C to +150°C
Ambient temperature with power applied	40°C to +125°C
ESD protection on all pins	≥4 k\

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

			Electrical Characteristics:					
DC CHA	ARACTERI	STICS	Industrial (I): $VCC = +1.7V \text{ to } 5.5V$ $TA = -40^{\circ}C \text{ to } +85$ Extended (E): $VCC = +1.7V \text{ to } 5.5V$ $TA = -40^{\circ}C \text{ to } +12$					
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions		
D1	VIH	High-Level Input Voltage	0.7 Vcc		V			
D2	VIL	Low-Level Input Voltage		0.3 Vcc 0.2 Vcc	> >	VCC ≥ 2.5V VCC < 2.5V		
D3	VHYS	Hysteresis of Schmitt Trigger Inputs (SDA, SCL pins)	0.05 Vcc	_	V	VCC ≥ 2.5V (Note)		
D4	Vol	Low-Level Output Voltage	_	0.40	V	IOL = 3.0 mA @ VCC = 4.5V IOL = 2.1 mA @ VCC = 2.5V		
D5	ILI	Input Leakage Current	_	±1	μA	VIN = VSS or VCC, WP = VSS VIN = VSS or VCC, WP = VCC		
D6	ILO	Output Leakage Current	_	±1	μA	Vout = Vss or Vcc		
D7	CIN, COUT	Pin Capacitance (all inputs/outputs)		10	pF	VCC = 5.0V (Note) TA = 25°C, FCLK = 1 MHz		
D8	Icc Read	Operating Current	_	400	μA	Vcc = 5.5V, SCL = 400 kHz		
	Icc Write		_	3	mA	Vcc = 5.5V		
D9	Iccs	Standby Current	_	1	μΑ	SDA = SCL = Vcc = 3.6V A0, A1, A2, WP = Vss, I-Temp.		
			_	1.5	μΑ	SDA = SCL = Vcc = 5.5V A0, A1, A2, WP = Vss, I-Temp.		
			_	5	μΑ	SDA = SCL = Vcc = 5.5V A0, A1, A2, WP = Vss, E-Temp.		

Note: This parameter is periodically sampled and not 100% tested.

TABLE 1-2: AC CHARACTERISTICS

AC CHA	ARACTER	ISTICS	Electrical Characteristics: Industrial (I): VCC = +1.7V to 5.5V TA = -40°C to +85°C Extended (E): VCC = +1.7V to 5.5V TA = -40°C to +125°					
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions		
1	FCLK	Clock Frequency	_	100	kHz	1.7V ≤ VCC < 2.5V		
			_	400	kHz	2.5V ≤ VCC ≤ 5.5V		
			_	400	kHz	1.7V ≤ VCC < 2.5V (24FC256)		
			_	1000	kHz	2.5V ≤ VCC ≤ 5.5V (24FC256)		
2	THIGH	Clock High Time	4000	_	ns	1.7V ≤ VCC < 2.5V		
			600	_	ns	2.5V ≤ VCC ≤ 5.5V		
			600	_	ns	1.7V ≤ VCC < 2.5V (24FC256)		
			500	_	ns	2.5V ≤ VCC ≤ 5.5V (24FC256)		
3	TLOW	Clock Low Time	4700	_	ns	1.7V ≤ VCC < 2.5V		
			1300	_	ns	2.5V ≤ VCC ≤ 5.5V		
			1300	_	ns	1.7V ≤ VCC < 2.5V (24FC256)		
			500	_	ns	2.5V ≤ VCC ≤ 5.5V (24FC256)		
4	Tr	SDA and SCL Rise Time	_	1000	ns	1.7V ≤ VCC < 2.5V (Note 1)		
			_	300	ns	2.5V ≤ VCC ≤ 5.5V (Note 1)		
			_	300	ns	1.7V ≤ Vcc ≤ 5.5V (24FC256) (Note 1)		
5	TF	SDA and SCL Fall Time	_	300	ns	All except 24FC256 (Note 1)		
			_	100	ns	1.7V ≤ Vcc ≤ 5.5V (24FC256) (Note 1)		
6	THD:STA	Start Condition Hold Time	4000	_	ns	1.7V ≤ VCC < 2.5V		
			600	_	ns	2.5V ≤ VCC ≤ 5.5V		
			600	_	ns	1.7V ≤ VCC < 2.5V (24FC256)		
			250	_	ns	2.5V ≤ VCC ≤ 5.5V (24FC256)		
7	Tsu:sta	Start Condition Setup Time	4700	_	ns	1.7V ≤ VCC < 2.5V		
			600	_	ns	2.5V ≤ VCC ≤ 5.5V		
			600	_	ns	1.7V ≤ VCC < 2.5V (24FC256)		
			250	_	ns	2.5V ≤ VCC ≤ 5.5V (24FC256)		
8	THD:DAT	Data Input Hold Time	0	_	ns	Note 2		
9	TSU:DAT	Data Input Setup Time	250	_	ns	1.7V ≤ VCC < 2.5V		
			100	_	ns	2.5V ≤ VCC ≤ 5.5V		
			100	_	ns	1.7V ≤ VCC ≤ 5.5V (24FC256)		
10	Tsu:sto	Stop Condition Setup Time	4000	_	ns	1.7V ≤ VCC < 2.5V		
			600	_	ns	2.5V ≤ VCC ≤ 5.5V		
			600	_	ns	1.7V ≤ VCC < 2.5V (24FC256)		
			250	_	ns	2.5V ≤ VCC ≤ 5.5V (24FC256)		

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

- 2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
- **3:** The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs, which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.
- **4:** This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model, which can be obtained from Microchip's website at www.microchip.com.

TABLE 1-2: AC CHARACTERISTICS

AC CHA	ARACTER	ISTICS (Continued)	Electrical Ch Industrial (I): Extended (E)	Vcc	stics: = +1.7V = +1.7V	
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
11	Tsu:wp	WP Setup Time	4000	_	ns	1.7V ≤ VCC < 2.5V
			600	_	ns	2.5V ≤ VCC ≤ 5.5V
			600	_	ns	1.7V ≤ VCC ≤ 5.5V (24FC256)
12	THD:WP	WP Hold Time	4700	_	ns	1.7V ≤ VCC < 2.5V
			1300	_	ns	$2.5V \le VCC \le 5.5V$
			1300	_	ns	$1.7V \le VCC \le 5.5V$ (24FC256)
13	TAA	Output Valid from Clock	_	3500	ns	1.7 V ≤ VCC < 2.5V (Note 2)
			_	900	ns	$2.5 \text{ V} \le \text{VCC} \le 5.5 \text{V} \text{ (Note 2)}$
			_	900	ns	1.7V ≤ VCC < 2.5V (24FC256) (Note 2)
			_	400	ns	2.5 V ≤ VCC ≤ 5.5V (24FC256) (Note 2)
14	TBUF	Bus Free Time: The time the	4700	_	ns	1.7V ≤ VCC < 2.5V
		bus must be free before a new	1300	_	ns	2.5V ≤ VCC ≤ 5.5V
		transmission can start	1300	_	ns	1.7V ≤ VCC < 2.5V (24FC256)
			500	_	ns	2.5V ≤ VCC ≤ 5.5V (24FC256)
15	Tof	Output fall time from VIH	10 + 0.1Св	250	ns	All except 24FC256 (Note 1)
		minimum to Vı∟ maximum Cв ≤ 100 pF		250	ns	All except 24FC256 (Note 1)
16	Tsp	Input Filter Spike Suppression (SDA and SCL pins)	_	50	ns	All except 24FC256 (Notes 1 and 3)
17	Twc	Write Cycle Time (byte or page)	_	5	ms	
18		Endurance	1,000,000		cycles	25°C, 5.5V, Page mode (Note 4)


Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

^{2:} As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

^{3:} The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs, which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.

^{4:} This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model, which can be obtained from Microchip's website at www.microchip.com.

FIGURE 1-1: BUS TIMING DATA



2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: PIN FUNCTION TABLE

Name	DFN ⁽¹⁾	MSOP	PDIP	SOIC	SOIJ	TDFN ⁽¹⁾	TSSOP	CSP	Function	
A0	1	_	1	1	1	1	1	3	User Configurable Chip Select	
A1	2	_	2	2	2	2	2	2	User Configurable Chip Select	
A2	3	3	3	3	3	3	3	5	User Configurable Chip Select	
Vss	4	4	4	4	4	4	4	8	Ground	
SDA	5	5	5	5	5	5	5	6	Serial Address/Data I/O	
SCL	6	6	6	6	6	6	6	7	Serial Clock	
WP	7	7	7	7	7	7	7	4	Write-Protect Input	
Vcc	8	8	8	8	8	8	8	1	Power Supply	

Note 1: Exposed pad on DFN/TDFN can be connected to Vss or left floating.

2.1 A0, A1, A2 Chip Address Inputs

The A0, A1 and A2 inputs are used by the 24XX256 for multiple device operations. The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Note: For the MSOP package only, pins A0 and A1 are not connected.

Up to eight devices (two for the MSOP package) may be connected to the same bus by using different Chip Select bit combinations. These inputs must be connected to either Vcc or Vss.

In most applications, the chip address inputs A0, A1 and A2 are hard-wired to logic '0' or logic '1'. For applications in which these pins are controlled by a microcontroller or other programmable device, the chip address pins must be driven to logic '0' or logic '1' before normal device operation can proceed.

2.2 Serial Data (SDA)

This is a bidirectional pin used to transfer addresses and data into and out of the device. It is an open-drain terminal. Therefore, the SDA bus requires a pull-up resistor to Vcc (typical 10 k Ω for 100 kHz, 2 k Ω for 400 kHz and 1 MHz).

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the Start and Stop conditions.

2.3 Serial Clock (SCL)

This input is used to synchronize the data transfer to and from the device.

2.4 Write-Protect (WP)

This pin must be connected to either Vss or Vcc. If tied to Vss, write operations are enabled. If tied to Vcc, write operations are inhibited but read operations are not affected.

3.0 FUNCTIONAL DESCRIPTION

The 24XX256 supports a bidirectional two-wire bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The bus must be controlled by a master device which generates the Serial Clock (SCL), controls the bus access, and generates the Start and Stop conditions while the 24XX256 works as a slave. Both master and slave can operate as a transmitter or receiver, but the master device determines which mode is activated.

4.0 BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line, while the clock line is high, will be interpreted as a Start or Stop condition.

Accordingly, the following bus conditions have been defined (Figure 4-1).

4.1 Bus Not Busy (A)

Both data and clock lines remain high.

4.2 Start Data Transfer (B)

A high-to-low transition of the SDA line while the clock (SCL) is high, determines a Start condition. All commands must be preceded by a Start condition.

4.3 Stop Data Transfer (C)

A low-to-high transition of the SDA line, while the clock (SCL) is high, determines a Stop condition. All operations must end with a Stop condition.

4.4 Data Valid (D)

The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal.

The data on the line must be changed during the low period of the clock signal. There is one bit of data per clock pulse.

Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of the data bytes transferred between the Start and Stop conditions is determined by the master device and is, theoretically, unlimited (although only the last 64 will be stored when doing a write operation). When an overwrite does occur it will replace data in a first-in-first-out (FIFO) principle.

4.5 Acknowledge

Each receiving device, when addressed, is obliged to generate an Acknowledge signal after the reception of each byte. The master device must generate an extra clock pulse which is associated with this Acknowledge bit.

Note: The 24XX256 does not generate any Acknowledge bits if an internal programming cycle is in progress.

A device that acknowledges must pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable-low during the high period of the Acknowledge-related clock pulse. Moreover, setup and hold times must be taken into account. During reads, a master must signal an end of data to the slave by NOT generating an Acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave (24XX256) will leave the data line high to enable the master to generate the Stop condition.

FIGURE 4-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS





FIGURE 4-2: ACKNOWLEDGE TIMING



5.0 DEVICE ADDRESSING


A control byte is the first byte received following the Start condition from the master device. The control byte consists of a 4-bit control code. For the 24XX256, this is set as `1010' binary for read and write operations. The next three bits of the control byte are the Chip Select bits (A2, A1, A0). The Chip Select bits allow the use of up to eight 24XX256 devices on the same bus and are used to select which device is accessed. The Chip Select bits in the control byte must correspond to the logic levels on the corresponding A2, A1 and A0 pins for the device to respond. These bits, in effect, are the three Most Significant bits of the word address. The combination of the 4-bit control code and the next three bits are called the slave address.

For the MSOP package, the A0 and A1 pins are not connected. During device addressing, the A0 and A1 Chip Select bits (Figures 5-1 and 5-2) should be set to '0'. Only two 24XX256 MSOP packages can be connected to the same bus.

The last bit of the control byte is the Read/Write (R/W) bit and it defines the operation to be performed. When set to '1', a read operation is selected. When set to '0', a write operation is selected. The next two bytes received define the address of the first data byte (Figure 5-2). Because only A14...A0 are used, the upper address bits are a "don't care." The upper address bits are transferred first, followed by the Least Significant bits.

Following the Start condition, the 24XX256 monitors the SDA bus checking the device type identifier being transmitted. Upon receiving a `1010' code and appropriate device select bits, the slave device outputs an Acknowledge signal on the SDA line. Depending on the state of the R/W bit, the 24XX256 will select a read or write operation.

FIGURE 5-1: CONTROL BYTE FORMAT




5.1 Contiguous Addressing Across Multiple Devices

The Chip Select bits A2, A1 and A0 can be used to expand the contiguous address space for up to 2 Mbit by adding up to eight 24XX256 devices on the same bus. In this case, software can use A0 of the control byte as address bit A15; A1 as address bit A16; and A2 as address bit A17. It is not possible to sequentially read across device boundaries.

For the MSOP package, up to two 24XX256 devices can be added for up to 512 Kbit of address space. In this case, software can use A2 of the control byte as address bit A17. Bits A0 (A15) and A1 (A16) of the control byte must always be set to a logic '0' for the MSOP.

FIGURE 5-2: ADDRESS SEQUENCE BIT ASSIGNMENTS



6.0 WRITE OPERATIONS

6.1 Byte Write

Following the Start condition from the master, the control code (four bits), the Chip Select (three bits) and the R/W bit (which is a logic low) are clocked onto the bus by the master transmitter. This indicates to the addressed slave receiver that the address high byte will follow after it has generated an Acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the high-order byte of the word address and will be written into the Address Pointer of the 24XX256. The next byte is the Least Significant Address Byte. After receiving another Acknowledge signal from the 24XX256, the master device will transmit the data word to be written into the addressed memory location. The 24XX256 acknowledges again and the master generates a Stop condition. This initiates the internal write cycle and during this time, the 24XX256 will not generate Acknowledge signals (Figure 6-1). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command but no write cycle will occur, no data will be written, and the device will immediately accept a new command. After a byte write command, the internal address counter will point to the address location following the one that was just written.

Note:

When doing a write of less than 64 bytes, the data in the rest of the page is refreshed along with the data bytes being written. This will force the entire page to endure a write cycle, for this reason endurance is specified per page.

6.2 Page Write

The write control byte, word address and the first data byte are transmitted to the 24XX256 in much the same way as in a byte write. The exception is that instead of generating a Stop condition, the master transmits up to 63 additional bytes, which are temporarily stored in the on-chip page buffer, and will be written into memory once the master has transmitted a Stop condition. Upon receipt of each word, the six lower Address Pointer bits, which form the byte counter, are internally incremented by one. If the master should transmit more than 64 bytes prior to generating the Stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the Stop condition is received, an internal write cycle will begin (Figure 6-2). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur, no data will be written and the device will immediately accept a new command.

Note:

Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of page size - 1. If a page write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page, as might be expected. It is, therefore, necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

6.3 Write Protection

The WP pin allows the user to write-protect the entire array (0000-7FFF) when the pin is tied to Vcc. If tied to Vss the write protection is disabled. The WP pin is sampled at the Stop bit for every write command (Figure 1-1). Toggling the WP pin after the Stop bit will have no effect on the execution of the write cycle.

FIGURE 6-1: BYTE WRITE






FIGURE 6-2: PAGE WRITE



7.0 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (This feature can be used to maximize bus throughput). Once the Stop condition for a write command has been issued from the master, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the master sending a Start condition, followed by the control byte for a write command (R/W = 0). If the device is still busy with the write cycle, then no ACK will be returned. If no ACK is returned, the Start bit and control byte must be resent. If the cycle is complete, then the device will return the ACK and the master can then proceed with the next read or write command. See Figure 7-1 for flow diagram.

FIGURE 7-1: ACKNOWLEDGE POLLING FLOW



8.0 READ OPERATION


Read operations are initiated in much the same \underline{w} ay as write operations, with the exception that the R/W bit of the control byte is set to '1'. There are three basic types of read operations: current address read, random read and sequential read.

8.1 Current Address Read

The 24XX256 contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous read access was to address $\bf n$ (n is any legal address), the next current address read operation would access data from address $\bf n+1$.

Upon receipt of the control byte with R/\overline{W} bit set to '1', the 24XX256 issues an Acknowledge and transmits the 8-bit data word. The master will not acknowledge the transfer, but does generate a Stop condition and the 24XX256 discontinues transmission (Figure 8-1).

FIGURE 8-1: CURRENT ADDRESS READ



8.2 Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, the word address must first be set. This is done by sending the word address to the 24XX256 as part of a write operation (R/W bit set to '0'). Once the word address is sent, the master generates a Start condition following the Acknowledge. This terminates the write operation, but not before the internal Address Pointer is set. The master then issues the control byte again, but with the R/W bit set to a one. The 24XX256 will then issue an Acknowledge and transmit the 8-bit data word. The master will not acknowledge the transfer, though it does generate a Stop condition, which causes the 24XX256 to discontinue transmission (Figure 8-2). After a random read command, the internal address counter will point to the address location following the one that was just read.

8.3 Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24XX256 transmits the first data byte, the master issues an Acknowledge (as opposed to the Stop condition used in a random read). This Acknowledge directs the 24XX256 to transmit the next sequentially addressed 8-bit word (Figure 8-3). Following the final byte transmitted to the master, the master will NOT generate an Acknowledge, but will generate a Stop condition.

To provide sequential reads, the 24XX256 contains an internal Address Pointer which is incremented by one at the completion of each operation. This Address Pointer allows the entire memory contents to be serially read during one operation. The internal Address Pointer will automatically roll over from address 7FFF to address 0000 if the master acknowledges the byte received from the array address 7FFF.

FIGURE 8-2: RANDOM READ





FIGURE 8-3: SEQUENTIAL READ



9.0 PACKAGING INFORMATION

9.1 Package Marking Information







8-Lead MSOP




8-Lead PDIP (300 mil)



8-Lead SOIC (3.90 mm)



8-Lead SOIJ (5.28 mm)



Example



Example



Example



Example



Example



Package Marking Information (Continued)

8-Lead TDFN




Example




8-Lead TSSOP







8-Lead Chip Scale



Example



Dout	1 st Line Marking Codes										
Part No.	DFN	MSOP	PDIP	SOIC SOIJ TDFN TS		TSSOP	CSP				
140.	DEM	IVISOP	PUIP	3010	3013	I-Temp.	E-Temp.	13306	COP		
24AA256	24AA256	4A256T ⁽¹⁾	24AA256	24AA256T ⁽¹⁾	24AA256	EF6	EF5	4AD	249		
24LC256	24LC256	4L256T ⁽¹⁾	24LC256	24LC256T ⁽¹⁾	24LC256	EF4	EF3	4LD	_		
24FC256	24FC256	4F256T ⁽¹⁾	24FC256	24FC256T ⁽¹⁾	24FC256	EF8	_	4FD	_		

Note 1: T = Temperature grade (I, E)

Legend: XX...X Part number or part number code

T Temperature (I, E)

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code (2 characters for small packages)

(e3) JEDEC[®] designator for Matte Tin (Sn)

Note: For very small packages with no room for the JEDEC[®] designator (e3), the marking will only appear on the outer carton or reel label.


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available

characters for customer-specific information.

^{*} Standard OTP marking consists of Microchip part number, year code, week code and traceability code.

8-Lead Plastic Dual Flat, No Lead Package (MF) – 6x5 mm Body [DFN-S]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Din	nension Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	0.80	0.85	1.00	
Standoff	A1	0.00	0.01	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D		5.00 BSC		
Overall Width	E		6.00 BSC		
Exposed Pad Length	D2	3.90	4.00	4.10	
Exposed Pad Width	E2	2.20	2.30	2.40	
Contact Width	b	0.35	0.40	0.48	
Contact Length	L	0.50	0.60	0.75	
Contact-to-Exposed Pad	K	0.20	_	_	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.


Microchip Technology Drawing C04-122B

8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN



	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	E		1.27 BSC		
Optional Center Pad Width	W2			2.40	
Optional Center Pad Length	T2			4.10	
Contact Pad Spacing	С		5.60		
Contact Pad Width (X8)	X1			0.45	
Contact Pad Length (X8)	Y1			1.10	

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2122A

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111C Sheet 1 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.65 BSC		
Overall Height	Α	I	ı	1.10	
Molded Package Thickness	A2	0.75	0.85	0.95	
Standoff	A1	0.00	1	0.15	
Overall Width	Е	4.90 BSC			
Molded Package Width	E1		3.00 BSC		
Overall Length	D		3.00 BSC		
Foot Length	L	0.40	0.60	0.80	
Footprint	L1		0.95 REF		
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.08	-	0.23	
Lead Width	b	0.22	-	0.40	


Notes

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111C Sheet 2 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		4.40	
Overall Width	Z			5.85
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G1	2.95		
Distance Between Pads	GX	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing No. C04-018D Sheet 1 of 2

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



ALTERNATE LEAD DESIGN (VENDOR DEPENDENT)



		INCHES		
Dimension	Dimension Limits			MAX
Number of Pins	N		8	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	1	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	Е	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-018D Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SN Rev D Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	1.75
Molded Package Thickness	A2	1.25	ı	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D		4.90 BSC	
Chamfer (Optional)	h	0.25	ı	0.50
Foot Length	L	0.40	ı	1.27
Footprint	L1		1.04 REF	
Foot Angle	φ	0°	ı	8°
Lead Thickness	С	0.17 - 0.25		
Lead Width	b	0.31 - 0.51		
Mold Draft Angle Top	α	5° - 15°		
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev D Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M $\,$

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev B

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-056C Sheet 1 of 2

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

lote: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	1.77	-	2.03
Standoff §	A1	0.05 0.2		
Molded Package Thickness	A2	1.75	-	1.98
Overall Width	E	7.94 BSC		
Molded Package Width	E1	5.25 BSC		
Overall Length	D		5.26 BSC	
Foot Length	L	0.51	-	0.76
Lead Thickness	С	0.15	-	0.25
Lead Width	b	0.36 - 0.51		
Mold Draft Angle	Θ1	15°		
Lead Angle	Θ2	0° - 8°		
Foot Angle	Θ3	0°	-	8°


Notes:

- 1. SOIJ, JEITA/EIAJ Standard, Formerly called SOIC
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.

Microchip Technology Drawing No. C04-056C Sheet 2 of 2

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units **MILLIMETERS Dimension Limits** MIN MOM MAX Contact Pitch Ε 1.27 BSC 9.00 Overall Width Z1 Contact Pad Spacing C1 7.30 Contact Pad Width (X8) X1 0.65 Y1 Contact Pad Length (X8) 1.70 G1 5.60 Distance Between Pads Distance Between Pads G 0.62

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2056C

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.75mm Body [TDFN]


lote: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-129C Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.75mm Body [TDFN]

: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.50 BSC		
Overall Height	Α	0.70	0.75	0.80	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	2.00 BSC			
Overall Width	E		3.00 BSC		
Exposed Pad Length	D2	1.20	-	1.60	
Exposed Pad Width	E2	1.20	-	1.60	
Contact Width	b	0.20 0.25 0.30			
Contact Length	L	0.25 0.30 0.45			
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129C Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.75 mm Body [TDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	W2			1.46
Optional Center Pad Length	T2			1.36
Contact Pad Spacing	C1		3.00	
Contact Pad Width (X8)	X1			0.30
Contact Pad Length (X8)	Y1			0.75
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2129A

8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N	8			
Pitch	е	0.65 BSC			
Overall Height	А	1.20			
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	_	0.15	
Overall Width	E	6.40 BSC			
Molded Package Width	E1	4.30 4.40 4.50			
Molded Package Length	D	2.90 3.00 3.10			
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	ф	0° – 8°			
Lead Thickness	С	0.09 – 0.20			
Lead Width	b	0.19	_	0.30	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086B

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.65 BSC		
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2086A

8-Lead Chip Scale Package (CS) - [CSP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








BOTTOM VIEW

Microchip Technology Drawing C04-6001C Sheet 1 of 2

8-Lead Chip Scale Package (CS) - [CSP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Contacts	N	8		
Overall Grid X-Pitch	E1	0.886 BSC		
Overall Grid Y-Pitch	D1	1.00 BSC		
Adjacent Column X-Pitch	еE	0.443 BSC		
Adjacent Row Y-Pitch	eD	0.25 BSC		
Overall Height	Α	0.53 0.59 0.64		
Die Height	A2	0.33 0.36 0.38		
Bump Height	A1	0.20 0.23 0.26		
Overall Width	E	NOTE 4		
Overall Length	D	NOTE 4		
Ball Diameter	b	0.30 0.32 0.34		


Notes:

- 1. Orientation reference feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.
- 4. Package size varies with specific devices. Please contact your local Microchip representative for specific details

Microchip Technology Drawing C04-6001C Sheet 2 of 2

8-Lead Chip Scale Package (CS) - [CSP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		S
Dimension Limits		MIN	NOM	MAX
Number of Contacts	N	8		
Contact Pitch Y	еE		0.25	
Contact Pitch X	eD		0.443	
Contact Pad Spacing	E1		1.00	
Contact Pad Spacing	D1		0.886	
Contact Pad Diameter (X8)	X1			0.32
Distance Between Pads	G1	0.18		
Distance Between Pads	G2	0.56		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-8001A

APPENDIX A: REVISION HISTORY

Revision W (08/2019)

Updated content throughout for clarification.

Revision V (08/2018)

Updated First Line Marking Codes table.

Revision U (11/2013)

Updated Iccs.

Revision T (04/2013)

Added TDFN Package.

Revision S (12/2012)

Revise Automotive E-temp.

Revision R (07/2011)

Added Chip Scale package.

Revision Q (05/10)

Revised Table 1-1, Table 1-2, Section 6.1; Updated Package Drawings.

Revision P

Revised Features; Changed 1.8V voltage to 1.7V; Replaced Package Drawings; Revised markings (8-lead SOIC); Revised Product ID System.

Revision N

Revised Sections 2.1 and 2.4. Removed 14-Lead TSSOP Package.

Revision M

Added 1.8V 400 kHz option for 24FC256.

Revision L

Corrections to Section 1.0, Electrical Characteristics.

THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[太] (1) -太	/XX	Examples:	
Device	Tape and Reel Tempera	ture Package	a) 24AA256-I/P:	Industrial Temp., 1.7V, PDIP package.
	Option Rang		b) 24AA256T-I/SN:	Tape and Reel, Industrial Temp., 1.7V, SOIC package.
Device:	24LC256: 2.5V, 256-Kbit	I ² C Serial EEPROM I ² C Serial EEPROM ed, 256-Kbit I ² C Serial	c) 24AA256-I/ST:	Industrial Temp., 1.7V, TSSOP package.
	EEPROM	eu, 250-Roit i C Seriai	d) 24AA256-I/MS:	Industrial Temp., 1.7V, MSOP package.
Tape and Reel	Blank = Standard packaging	(tube or tray)	e) 24LC256-E/P:	Extended Temp., 2.5V, PDIP package.
Option:	T = Tape and Reel ⁽¹⁾		f) 24LC256-I/SN:	Industrial Temp., 2.5V, SOIC package.
Temperature Range:	$I = -40^{\circ}\text{C to } +85^{\circ}\text{C (Inc}$ $E = -40^{\circ}\text{C to } +125^{\circ}\text{C (E)}$	•	g) 24LC256T-I/SN:	Tape and Reel, Industrial Temp., 2.5V, SOIC package.
Package:	MF = Plastic Dual Flat, N	<u> </u>	h) 24LC256-I/MS:	Industrial Temp., 2.5V, MSOP package.
		y, 8-lead (DFN-S) I Outline Package, 8-lead	i) 24FC256-I/P:	Industrial Temp., 1.7V, High Speed, PDIP package.
		e – 300 mil Body, 8-lead	j) 24FC256-I/SN:	Industrial Temp., 1.7V, High Speed, SOIC package.
	Body, 8-lead (SOIC	,	k) 24FC256T-I/SN:	Tape and Reel, Industrial Temp., 1.7V, High Speed,
	SM = Plastic Small Outlin Body, 8-lead (SOL MNY = Plastic Dual Flat, N		I) 24AA256T-CS16	SOIC package. K: Tape and Reel, Industrial Temp., 1.7V, Chip Scale
	8-lead (TSSOP)	Small Outline – 4.4 mm,	m)24AA256T-E/SN:	package. Tape and Reel, Extended Temp., 1.7V, SOIC pack-
	CS16K ⁽²⁾ = Chip Scale, 8-lead	I (CSP)]	age.
			in the tion. T ing pu device Micros availa option	and Reel identifier only appears catalog part number descriptions identifier is used for order-proses and is not printed on the package. Check with your chip Sales Office for package bility with the Tape and Reel and cates 160K technology.
			3: Conta	ct Microchip for Automotive ordering part numbers.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultITRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{@}$ 1998-2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-4882-2

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.