

# Dual Channel 2A, 42V, Synchronous Step-Down Silent Switcher 2 with 6.2µA Quiescent Current

## FEATURES

- Silent Switcher®2 Architecture:
  - Ultralow EMI on Any PCB
  - Eliminates PCB Layout Sensitivity
  - Internal Bypass Capacitors Reduce Radiated EMI
  - Optional Spread Spectrum Modulation
- 2A DC from Each Channel Simultaneously
- Up to 3A on Either Channel
- Ultralow Quiescent Current Burst Mode® Operation:
  - 6.2µA I<sub>Q</sub> Regulating 12V<sub>IN</sub> to 5V<sub>OUT1</sub> and 3.3V<sub>OUT2</sub>
  - Output Ripple < 10mV<sub>P-P</sub>
- Optional External VC Pin: Fast Transient Response
- Forced Continuous Mode
- High Efficiency at High Frequency
- 94.1% Efficiency at 1A, 5V<sub>OUT</sub> from 12V<sub>IN</sub> at 2MHz
- Pin-Selectable Fixed Output Voltages: 5V, 3.3V, 1.8V
- Fast Minimum Switch-On Time: 30ns
- Wide Input Voltage Range: 3.0V to 42V
- Adjustable and Synchronizable: 300kHz to 3MHz
- Fixed Output Pin Strap Options
- Internal 2MHz f<sub>SW</sub> with Fast Internal Compensation
- Small 4mm × 3mm 20-Pin LQFN Package
- AEC-Q100 Qualified for Automotive Applications

## APPLICATIONS

- General Purpose Step-Down
- Automotive and Industrial Supplies

## DESCRIPTION



The **LT®8653S** is a dual step-down regulator that delivers up to 2A of continuous current from both channels and supports loads up to 3A from each channel. The LT8653S features the second generation Silent Switcher architecture to minimize EMI emissions while delivering high efficiency at high switching frequencies. This includes integration of bypass capacitors to optimize high frequency current loops and make it easy to achieve advertised EMI performance by eliminating layout sensitivity.

The fast, clean, low overshoot switching edges enable high efficiency operation even at high switching frequencies, leading to a small solution size with wide control loop bandwidth for fast transient response. Burst Mode operation enables ultralow standby current consumption or forced continuous mode can be used to control frequency harmonics across the entire output load range. The LT8653S is a full featured, customizable voltage regulator, but also has several pin strap options to select internal 2MHz switching frequency, internal compensation and internal feedback resistor divider options to create a simple, compact two output voltage regulator with only five external components.

All registered trademarks and trademarks are the property of their respective owners.

## TYPICAL APPLICATION

**5V/2A, 3.3V/2A 2MHz Step-Down Converter**




# LT8653S

## ABSOLUTE MAXIMUM RATINGS

(Note 1)

$V_{IN}$ , EN/UV, PG1, PG2 .....	42V
BIAS .....	30V
VC1, VC2, SS1, SS2, D0, D1 .....	4V
FB1, FB2, SYNC .....	6V
Operating Junction Temperature Range (Note 2)	
LT8653SE .....	-40 to 125°C
LT8653SI .....	-40 to 125°C
Storage Temperature Range .....	
	-65 to 150°C
Maximum Reflow (Package Body) Temperature ...	
	260°C

## PIN CONFIGURATION



## ORDER INFORMATION

PART NUMBER	PAD OR BALL FINISH	PART MARKING*		PACKAGE** TYPE	MSL RATING	TEMPERATURE RANGE (SEE NOTE 2)
		DEVICE	FINISH CODE			
LT8653SEV#PBF	Au (RoHS)	8653SV	e4	LQFN (Laminate Package with QFN Footprint)	3	-40°C to 125°C
LT8653SIV#PBF					3	-40°C to 125°C
<b>AUTOMOTIVE PRODUCTS*</b>						
LT8653SEV#WPBF	Au (RoHS)	8653SV	e4	LQFN (Laminate Package with QFN Footprint)	3	-40°C to 125°C
LT8653SIV#WPBF					3	-40°C to 125°C

• Contact the factory for parts specified with wider operating temperature ranges.

• \*Pad or ball finish code is per IPC/JEDEC J-STD-609.

• [Recommended LGA and BGA PCB Assembly and Manufacturing Procedures](#)  
• [LGA and BGA Package and Tray Drawings](#)

\*\*The LT8653S package has the same dimensions as a standard 4mm x 3mm QFN package

## ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ .

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Minimum Input Voltage		●	2.6	3	V
$V_{IN}$ Quiescent Current in Shutdown	$V_{EN/UV} = 0V$ , $V_{SYNC} = 0V$	●	1.7	4	$\mu\text{A}$
		●		8	$\mu\text{A}$
$V_{IN} + V_{CC}$ Quiescent Current in Sleep with Internal Compensation	$V_{EN/UV} = 2V$ , $V_{FB1} = V_{FB2} > 0.8V$ , $V_{VC1} = V_{VC2} = V_{CC}$ , $V_{SYNC} = 0V$	●	3.7	8	$\mu\text{A}$
		●		16	$\mu\text{A}$
$V_{IN} + V_{CC}$ Quiescent Current in Sleep with External Compensation	$V_{EN/UV} = 2V$ , $V_{FB1} = V_{FB2} > 0.8V$ , $V_{VC1} = V_{VC2} = \text{Float}$ , $V_{SYNC} = 0V$	●	95	160	$\mu\text{A}$
		●		180	$\mu\text{A}$
$V_{IN} + V_{CC}$ Quiescent Current when Active	$V_{EN/UV} = 2V$ , $V_{FB1} = V_{FB2} > 0.8V$ , $V_{VC1} = V_{VC2} = V_{CC}$ , $V_{SYNC} = 3.4V$		7	9	mA
$V_{IN}$ Current In Regulation	$V_{IN} = 6V$ , $V_{OUT} = 0.8V$ , Output Load = 100 $\mu\text{A}$		45	80	$\mu\text{A}$
	$V_{IN} = 6V$ , $V_{OUT} = 0.8V$ , Output Load = 1mA		350	500	$\mu\text{A}$

Rev. A

**ELECTRICAL CHARACTERISTICS** The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Feedback Reference Voltage		● 0.794	0.8	0.806	V	
		0.790	0.8	0.810	V	
5.0V Reference Voltage		● 4.925	5.0	5.075	V	
3.3V Reference Voltage		● 3.25	3.3	3.35	V	
1.8V Reference Voltage		● 1.773	1.8	1.827	V	
Feedback Voltage Line Regulation			0.004	0.02	%/V	
Feedback Pin Input Current		-20		20	nA	
Minimum On-Time	I <sub>LOAD</sub> = 1.5A, SYNC = 0V I <sub>LOAD</sub> = 1.5A, SYNC = 3.4V	●	30	50	ns	
		●	30	50	ns	
Oscillator Frequency	R <sub>T</sub> = 133k R <sub>T</sub> = 35.7k R <sub>T</sub> = 15k R <sub>T</sub> = V <sub>CC</sub>	● 270	300	330	kHz	
		● 0.94	1	1.06	MHz	
		● 1.85	2	2.15	MHz	
		● 1.8	2	2.2	MHz	
Top Power NMOS Current Limit	V <sub>CC</sub> = 3.4V	● 4.5	5.1	6.2	A	
Bottom Power NMOS Current Limit	V <sub>CC</sub> = 3.4V		3	4	5	A
SW Leakage Current	V <sub>IN</sub> = 42V, V <sub>SW</sub> = 0V, 42V		-1.5		1.5	μA
EN/UV Pin Threshold	EN/UV Falling	● 0.7	0.74	0.78	V	
EN/UV Pin Hysteresis			30		mV	
EN/UV Pin Current	V <sub>EN/UV</sub> = 2V	-20		20	nA	
PG Upper Threshold Offset from V <sub>FB</sub>	V <sub>FB</sub> Falling	● 5.2	7	8.8	%	
PG Lower Threshold Offset from V <sub>FB</sub>	V <sub>FB</sub> Rising	● -9.3	-7.5	-5.7	%	
PG Hysteresis			0.3		%	
PG Leakage	V <sub>PG</sub> = 3.3V	-40		40	nA	
PG Pull-Down Resistance	V <sub>PG</sub> = 0.1V	●	600	1200	Ω	
SYNC Threshold	SYNC DC and Clock Low Level Voltage SYNC Clock High Level Voltage SYNC DC High Level Voltage	0.4			V	
				1.5	V	
				2.8	V	
SYNC Pin Current	V <sub>SYNC</sub> = 6V		120		μA	
SS Source Current		● 1	2	3	μA	
SS Pull-Down Resistance	Fault Condition, SS = 0.1V		160		Ω	
Error Amplifier Transconductance	V <sub>C</sub> = 1.25V		1.3		mS	
VC Source Current	V <sub>FB</sub> = 0.6V, V <sub>VC</sub> = 1.25V		170		μA	
VC Sink Current	V <sub>FB</sub> = 1.0V, V <sub>VC</sub> = 1.25V		170		μA	
VC Pin to Switch Current Gain			4.8		A/V	

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.










**Note 2:** The LT8653SE is guaranteed to meet performance specifications from 0°C to 125°C junction temperature. Specifications over the -40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LT8653SI is guaranteed over the full -40°C to 125°C operating junction temperature range. High junction temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures greater

than 125°C. The junction temperature (T<sub>J</sub>, in °C) is calculated from the ambient temperature (T<sub>A</sub>, in °C) and power dissipation in the IC (P<sub>D</sub>, in watts) according to the formula:

$$T_J = T_A + (P_D \cdot \theta_{JA}), \text{ where } \theta_{JA} \text{ (in } ^\circ\text{C/W)} \text{ is the package thermal impedance.}$$


**Note 3:** This IC includes overtemperature protection that is intended to protect the device during overload conditions. Junction temperature will exceed 150°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.

TYPICAL PERFORMANCE CHARACTERISTICS




# TYPICAL PERFORMANCE CHARACTERISTICS

**5V Output Voltage**




8653S G10

**3.3V Output Voltage**




8653S G11

**1.8V Output Voltage**




8653S G12

**No Load Supply Current with Internal Compensation**




8653S G13

**No Load Supply Current with External Compensation**




8653S G14

**No Load Supply Current**




8653S G15

**Top FET Current Limit**












8653S G16

**Top FET Current Limit**










8653S G17


## TYPICAL PERFORMANCE CHARACTERISTICS




# TYPICAL PERFORMANCE CHARACTERISTICS



0A TO 1A TRANSIENT  
 $3.3V_{OUT}$ ,  $D_0 = D_1 = 0V$   
 $C_{OUT} = 100\mu F$   
 $FCM$ ,  $f_{SW} = 2\text{MHz}$  ( $R_T = 15k\Omega$ )




0A TO 1A TRANSIENT  
 $3.3V_{OUT}$ ,  $D_0 = D_1 = 0V$   
 $C_{OUT} = 100\mu F$   
 $FCM$ ,  $f_{SW} = 2\text{MHz}$  ( $R_T = V_{CC}$ )




0A TO 1A TRANSIENT  
 $3.3V_{OUT}$ ,  $D_0 = D_1 = 0V$   
 $C_{OUT} = 100\mu F$   
 $FCM$ ,  $f_{SW} = 2\text{MHz}$  ( $R_T = 15k\Omega$ )  
 $C_C = 470pF$ ,  $R_C = 34.8k\Omega$

# TYPICAL PERFORMANCE CHARACTERISTICS

**Switch Rising Edge**




**CH1, CH2 and CLKOUT**




$V_{IN} = 12V$   
 $CH1 = 5V_{OUT}$  AT 0A  
 $CH2 = 3.3V_{OUT}$  AT 0A  
 $SYNC = FLOAT$

**Forced Continuous Mode (FCM)**




$12V_{IN}$  to  $5V_{OUT}$  AT 100mA  
 $SYNC = FLOAT$

**Burst Mode Operation**



$12V_{IN}$  to  $5V_{OUT}$  AT 100mA  
 $SYNC = 0V$


**Case Temperature Rise**



DC2535A DEMO BOARD  
 $V_{OUT1} = 5V$ ,  $V_{OUT2} = 3.3V$   
 $f_{SW} = 2MHz$

- $12V_{IN}$ ,  $LOAD2 = LOAD1$
- $24V_{IN}$ ,  $LOAD2 = LOAD1$
- $12V_{IN}$ ,  $LOAD2 = 0A$
- $12V_{IN}$ ,  $LOAD2 = 2A$

**Case Temperature Rise**




DC2535A DEMO BOARD  
 $V_{IN} = 12V$   
 $V_{OUT1} = 5V$ ,  $V_{OUT2} = 3.3V$   
 $f_{SW} = 2MHz$

- $CH1 = CH2 = 0.5A$  STANDBY, 3A PULSED
- $CH1 = 0.5A$  STANDBY, 3A PULSED;  $CH2 = 0A$
- $CH1 = 0.5A$  STANDBY, 3A PULSED;  $CH2 = 2A$




# TYPICAL PERFORMANCE CHARACTERISTICS

## Conducted EMI Performance




DC2535A DEMO BOARD (WITH EMI FILTER INSTALLED)  
14V INPUT TO 5V OUTPUT1 AT 2A AND 3.3V OUTPUT2 AT 2A,  $f_{SW} = 2\text{MHz}$

## Radiated EMI Performance (CISPR25 Radiated Emission Test with Class 5 Peak)



DC2535A DEMO BOARD (WITH EMI FILTER INSTALLED)  
14V INPUT TO 5V OUTPUT1 AT 2A AND 3.3V OUTPUT2 AT 2A,  $f_{SW} = 2\text{MHz}$

## Radiated EMI Performance (CISPR25 Radiated Emission Test with Class 5 Average Limits)



DC2535A DEMO BOARD (WITH EMI FILTER INSTALLED)  
14V INPUT TO 5V OUTPUT1 AT 2A AND 3.3V OUTPUT2 AT 2A,  $f_{SW} = 2\text{MHz}$

## PIN FUNCTIONS

**D0 (Pin 1):** Output Voltage Select Bit. D0 should be tied high to  $V_{CC}$ , low to GND or left open to select the desired FB regulation voltage (see Table 1).

**D1 (Pin 2):** Output Voltage Select Bit. D1 should be tied high to  $V_{CC}$ , low to GND or left open to select the desired FB regulation voltage (see Table 1).

**PG2 (Pin 3):** The PG2 pin is the open-drain output of an internal comparator. PG2 remains low until the FB2 pin is within  $\pm 7.5\%$  of the final regulation voltage and there are no fault conditions. PG2 is pulled low during  $V_{IN}$  UVLO,  $V_{CC}$  UVLO, thermal shutdown or when the EN/UV pin is low.

**PG1 (Pin 4):** The PG1 pin is the open-drain output of an internal comparator. PG1 remains low until the FB1 pin is within  $\pm 7.5\%$  of the final regulation voltage and there are no fault conditions. PG1 is pulled low during  $V_{IN}$  UVLO,  $V_{CC}$  UVLO, thermal shutdown or when the EN/UV pin is low.

**SYNC (Pin 5):** External Clock Synchronization Input. Ground this pin for low ripple Burst Mode operation at low output loads. Apply a DC voltage of 2.8V or higher or tie to  $V_{CC}$  for forced continuous mode with spread spectrum modulation. Float the SYNC pin for forced continuous mode without spread spectrum modulation. When in forced continuous mode, the  $I_Q$  will increase to several mA. Apply a clock source to the SYNC pin for synchronization to an external frequency. The LT8653S will be in forced continuous mode when an external frequency is applied.

**CLKOUT (Pin 6):** In forced continuous mode, the CLKOUT pin provides a 50% duty cycle square wave 90 degrees out of phase with Channel 1. This allows synchronization with other regulators with up to four phases. When an external clock is applied to the SYNC pin, the CLKOUT pin will output a waveform with the same phase, duty cycle and frequency as the SYNC waveform. In Burst Mode operation, the CLKOUT pin will be grounded. Float this pin if the CLKOUT function is not used.

**SW1 (Pin 7):** The SW1 pin is the output of the Channel 1 internal power switches. Connect this pin to the inductor. This node should be kept small on the PCB for good performance.

**SW2 (Pin 8):** The SW2 pin is the output of the Channel 2 internal power switches. Connect this pin to the inductor. This node should be kept small on the PCB for good performance.

**$V_{CC}$  (Pin 9):** Internal Regulator Bypass Pin. The internal power drivers and control circuits are powered from this voltage.  $V_{CC}$  current will be supplied from BIAS if  $V_{BIAS} > 3.1V$ , otherwise current will be drawn from  $V_{IN}$ . Voltage on  $V_{CC}$  will vary between 2.8V and 3.3V when  $V_{BIAS}$  is between 3.0V and 3.5V. Do not load the  $V_{CC}$  pin with external circuitry.

**BIAS (Pin 10):** The internal regulator will draw current from BIAS instead of  $V_{IN}$  when BIAS is tied to a voltage higher than 3.1V. For output voltages of 3.3V and above this pin should be tied to  $V_{OUT}$ . If this pin is tied to a supply other than  $V_{OUT}$ , use a 1 $\mu$ F local bypass capacitor on this pin.

**VC1 (Pin 11):** Channel 1 Error Amplifier Output and Switching Regulator Compensation Pin. Connect this pin to appropriate external components to compensate the regulator loop frequency response. Connect this pin to  $V_{CC}$  to use the default internal compensation. If internal compensation is used, the burst mode quiescent current is only 2.5 $\mu$ A for Channel 1. If external compensation is used, the burst mode quiescent current is increased to about 50 $\mu$ A for Channel 1.

**FB1 (Pin 12):** The LT8653S regulates the FB1 pin to 800mV, 1.8V, 3.3V, or 5.0V depending on the state of the D0 and D1 pins. If set to 800mV, connect the feedback resistor divider tap to this pin. If set to 1.8V, 3.3V or 5.0V, connect this pin directly to the output.

## PIN FUNCTIONS

**SS1 (Pin 13):** Channel 1 Output Tracking and Soft-Start Pin. This pin allows user control of output voltage ramp rate during startup. A SS1 voltage below 0.8V forces the LT8653S to regulate the FB1 pin to equal the SS1 pin voltage. When SS1 is above 0.8V, the tracking function is disabled and the internal reference resumes control of the error amplifier. An internal 2 $\mu$ A pull-up current from  $V_{CC}$  on this pin allows a capacitor to program output voltage slew rate. This pin is pulled to ground with a 360 $\Omega$  MOSFET during shutdown and fault conditions; use a series resistor if driving from a low impedance output. This pin may be left floating if the soft-start feature is not being used.

**SS2 (Pin 14):** Channel 2 Output Tracking and Soft-Start Pin. This pin allows user control of output voltage ramp rate during startup. A SS2 voltage below 0.8V forces the LT8653S to regulate the FB2 pin to equal the SS2 pin voltage. When SS2 is above 0.8V, the tracking function is disabled and the internal reference resumes control of the error amplifier. An internal 2 $\mu$ A pull-up current from  $V_{CC}$  on this pin allows a capacitor to program output voltage slew rate. This pin is pulled to ground with a 360 $\Omega$  MOSFET during shutdown and fault conditions; use a series resistor if driving from a low impedance output. This pin may be left floating if the soft-start feature is not being used.

**FB2 (Pin 15):** The LT8653S regulates the FB2 pin to 800mV, 1.8V, 3.3V, or 5.0V depending on the state of the D0 and D1 pins. If set to 800mV, connect the feedback resistor divider tap to this pin. If set to 1.8V, 3.3V or 5.0V, connect this pin directly to the output.

**VC2 (Pin 16):** Channel 2 Error Amplifier Output and Switching Regulator Compensation Pin. Connect this pin to appropriate external components to compensate the regulator loop frequency response. Connect this pin to  $V_{CC}$  to use the default internal compensation. If internal compensation is used, the burst mode quiescent current is only 2.5 $\mu$ A for Channel 2. If external compensation is used, the burst mode quiescent current is increased to about 50 $\mu$ A for Channel 2.


**RT (Pin 17):** A resistor is tied between RT and ground to set the switching frequency. The RT pin can be tied to  $V_{CC}$  to set the switching frequency to 2MHz with a fast internal compensation.

**EN/UV (Pin 18):** Both channels of the LT8653S are shut-down when this pin is low and active when this pin is high. The hysteretic threshold voltage is 0.77V going up and 0.74V going down. Tie to  $V_{IN}$  if shutdown feature is not used. An external resistor divider from  $V_{IN}$  can be used to program a  $V_{IN}$  threshold below which the LT8653S will shut down. Do not float this pin.

**$V_{IN}$  (Pin 19, 20):** The  $V_{IN}$  pins supply current to the LT8653S internal circuitry and to the internal top side power switch of Channel 1 and 2. This pin must be locally bypassed. Be sure to place the positive terminal of the input capacitor as close as possible to the  $V_{IN}$  pin, and the negative capacitor terminal as close as possible to the GND pad.

**GND (Exposed Pad Pin 21):** LT8653S System Ground. Connect the exposed pad to the system ground and the board ground plane. Place the negative terminal of the input capacitors as close to the GND pad as possible. The exposed pad must be soldered to the PCB in order to lower the thermal resistance.

**BLOCK DIAGRAM**



8653S BD

## OPERATION

### Foreword

The LT8653S is a dual monolithic step-down regulator. The two channels are the same in terms of current capability and power switch size. The following sections describe the operation of channel 1 and common circuits. They will highlight channel 2 differences and interactions only when relevant.

### Operation

The LT8653S is a dual monolithic, constant frequency, peak current mode step-down DC/DC converter. An oscillator, with frequency set using a resistor on the RT pin, turns on the internal top power switch at the beginning of each clock cycle. Current in the inductor then increases until the top switch current comparator trips and turns off the top power switch. The peak inductor current at which the top switch turns off is controlled by the voltage on the  $V_C$  node. The error amplifier servos the  $V_C$  node by comparing the voltage on the  $V_{FB}$  pin with an internal 0.8V reference. When the load current increases, it causes a reduction in the feedback voltage relative to the reference, leading the error amplifier to raise the  $V_C$  voltage until the average inductor current matches the new load current. When the top power switch turns off, the synchronous power switch turns on until the next clock cycle begins or inductor current falls to zero when not in forced continuous mode (FCM). If overload conditions result in more than the bottom NMOS current limit flowing through the bottom switch, the next clock cycle will be delayed until switch current returns to a safe level.

The “S” in LT8653S refers to the second generation Silent Switcher technology. This technology allows fast switching edges for high efficiency at high switching frequencies, while simultaneously achieving good EMI/EMC performance. This includes the integration of ceramic capacitors into the package for  $V_{IN}$ ,  $V_{CC}$ , BST1 and BST2 (C1–C4 in the block diagram). These caps keep all the

fast AC current loops small, which improves EMI/EMC performance.

If the EN/UV pin is low, both channels are shut down and the LT8653S draws 1.7 $\mu$ A from the input supply. When the EN/UV pin is above 0.74V, both switching regulators will become active. 6.2 $\mu$ A is supplied by  $V_{IN}$  to common bias circuits for both channels.

Each channel can independently enter Burst Mode operation to optimize efficiency at light load. Between bursts, all circuitry associated with controlling the output switch is shut down, reducing the channel’s contribution to input supply current. In a typical application, 6.2 $\mu$ A will be consumed from input supply when regulating one channel with no load. Ground the SYNC pin for Burst Mode operation, float it for forced continuous mode (FCM) or apply a DC voltage higher than 1.8V to use FCM with spread spectrum modulation (SSM). If a clock is applied to the SYNC pin both channels will synchronize to the external clock frequency and operate in FCM. While in FCM, the oscillator operates continuously and rising SW transitions are aligned to the clock. During light loads, the inductor current is allowed to go negative to maintain the programmed switching frequency. Minimum current limits for both power switches are enforced to prevent large negative inductor current from flowing back to the input. SSM dithers the switching frequency from the programmed value set by the RT pin up to 20% higher than the programmed value to spread out the switching energy in the frequency domain. The CLKOUT pin has no output in Burst Mode operation, but outputs a square wave 90 degrees phase shifted from channel 1 when in FCM. If a clock is applied to the SYNC pin, the CLKOUT pin has the same phase and duty cycle as the external clock.

To improve efficiency across all loads, supply current to internal circuitry can be sourced from the BIAS pin when biased at 3.3V or above. Otherwise, the internal circuitry will draw current exclusively from  $V_{IN}$ . The BIAS

## OPERATION

pin should be connected to the lowest  $V_{OUT}$  programmed at 3.3V or above.

The  $V_C$  pin allows the loop compensation of the switching regulator to be optimized based on the programmed switching frequency. Internal compensation can be selected by connecting the  $V_C$  pin to  $V_{CC}$ , which simplifies the application circuit. External compensation improves the transient response at the expense of about 50 $\mu$ A more quiescent current per channel.

Comparators monitoring the FB pin voltage will pull the corresponding PG pin low if the output voltage varies

more than  $\pm 7.5\%$  (typical) from the regulation voltage or if a fault condition is present.

Tracking soft-start is implemented by providing constant current via the SS pin to an external soft-start capacitor to generate a voltage ramp. FB voltage is regulated to the voltage at the SS pin until it exceeds 0.8V; FB is then regulated to the reference 0.8V. When the SS pin is below 40mV, the corresponding switching regulator will stop switching. The SS capacitor is reset during shutdown,  $V_{IN}$  undervoltage, or thermal shutdown.

Both channels are designed for output currents up to 3A, but thermal considerations practically limit the output currents to 2A of continuous current from each channel simultaneously.

## APPLICATIONS INFORMATION

### Achieving Ultralow Quiescent Current

To enhance efficiency at light loads, the LT8653S operates in low ripple Burst Mode operation, which keeps the output capacitor charged to the desired output voltage while minimizing the input quiescent current and minimizing output voltage ripple. 3.7µA is supplied by V<sub>IN</sub> to common bias circuits. In Burst Mode operation the LT8653S delivers single small pulses of current to the output capacitor followed by sleep periods where the output power is supplied by the output capacitor. While in sleep mode both channels consume a combined 6.2µA.

As the output load decreases, the frequency of single current pulses decreases (see Figure 1) and the percentage of time the LT8653S is in sleep mode increases, resulting in much higher light load efficiency than for typical converters. By maximizing the time between pulses, the converter quiescent current approaches 6.2µA for a typical application when there is no output load. Therefore, to optimize the quiescent current performance at light loads, the current in the feedback resistor divider must be minimized as it appears to the output as load current.




Figure 1. Burst Frequency

While in Burst Mode operation, the current limit of the top switch is approximately 0.6A resulting in output voltage ripple shown in Figure 2. Increasing the output capacitance will decrease the output ripple proportionally. As load ramps upward from zero, the switching frequency will increase, but only up to the switching frequency programmed by the resistor at the RT pin as shown in

Figure 1. The output load at which the LT8653S reaches the programmed frequency varies based on input voltage, output voltage and inductor choice.




Figure 2. Burst Mode Operation

For some applications it is desirable to select forced continuous mode (FCM) to maintain full switching frequency down to zero output load. See Forced Continuous Mode section.

### FB Resistor Network

The output voltage is programmed with a resistor divider between the output and the FB pin (R1–2 for channel 1, R3–4 for channel 2). Choose the resistor values according to:

$$R1=R2\left(\frac{V_{OUT1}}{0.8V}-1\right)$$

Reference designators refer to the Block Diagram. 1% resistors are recommended to maintain output voltage accuracy.

If low input quiescent current and good light-load efficiency are desired, use large resistor values for the FB resistor divider. The current flowing in the divider acts as a load current and will increase the no-load input current to the converter, which is approximately:

$$I_Q = 3.7\mu A + \left(\frac{V_{OUT1}}{R1+R2}\right)\left(\frac{V_{OUT1}}{V_{IN}}\right)\left(\frac{1}{n}\right)$$

where 3.7µA is the quiescent current of channel 1 and common circuitries, the second term is the current in the

## APPLICATIONS INFORMATION

feedback divider reflected to the input of channel 1 operating at its light load efficiency  $n$ . For a 3.3V application with  $R1 = 1M$  and  $R2 = 316k$ , the feedback divider draws  $2.5\mu A$ . With  $V_{IN} = 12V$  and  $n = 80\%$ , this adds  $0.9\mu A$  to the  $3.7\mu A$  quiescent current resulting in  $4.6\mu A$  no-load current from the 12V supply. Note that this equation implies that the no-load current is a function of  $V_{IN}$ ; this is plotted in the Typical Performance Characteristics section.

A similar calculation can be done to determine the input current contribution from the channel 2 feedback resistors. For a 5V application with  $R3 = 1M$ ,  $R4 = 191k$ ,  $V_{IN} = 12V$  and  $n = 80\%$ , this adds  $2.2\mu A$  to the input current resulting in a total of  $6.8\mu A$  with both channels on.

For a typical FB resistor of  $1M\Omega$ , a  $4.7pF$  to  $10pF$  phase-lead capacitor should be connected from  $V_{OUT}$  to FB.

### D0 and D1 Pin Settings

The D0 and D1 pins can be configured to set up the part for fixed output voltages. Each pin can be grounded, left open, or tied to  $V_{CC}$  to program a total of nine different output voltage configurations. When D0 and D1 are grounded, both FB pins regulate to 0.8V and an external feedback resistor divider network can be used to set the output voltage as described in the FB Resistor Divider section. Other D0 and D1 combinations connect an internal feedback resistor divider between the FB pin and the error amplifier, so the FB pin can be connected directly to the output node to regulate a 5V, a 3.3V or a 1.8V output. The internal feedback resistor divider simplifies the external circuit by eliminating the need for an external feedback resistor divider network. The internal feedback resistor divider is a total of  $12M\Omega$  so reduces the no load quiescent current of the part beyond what is feasible when using an external resistor divider.

Table 1 shows the regulation voltages for the FB1 and FB2 pins for each D0 and D1 configuration. When a FB

pin regulates to 5V, 3.3V or 1.8V, it should be connected directly to the output. When a FB pin regulates to 0.8V, an external resistor divider network should be used to set the output voltage.

**Table 1. D0 and D1 Fixed Output Voltage Configurations**

D0	D1	VFB1	VFB2
0	0	0.8	0.8
0	Open	3.3	0.8
Open	0	5	0.8
Open	Open	5	3.3
0	$V_{CC}$	3.3	3.3
$V_{CC}$	0	5	5
$V_{CC}$	Open	3.3	1.8
Open	$V_{CC}$	5	1.8
$V_{CC}$	$V_{CC}$	1.8	0.8

The D0 and D1 pins can handle up to  $2.5\mu A$  of pull-up or pull-down leakage in the open state without changing state. However, if a customer would like to drive the D0 or D1 pin to the open state, connect the D0 or D1 pin to the middle of a resistor divider formed by two  $10k$  resistors from  $V_{CC}$  to ground.

### Setting the Switching Frequency

The LT8653S uses a constant frequency PWM architecture that can be programmed to switch from 300kHz to 3MHz by using a resistor tied from the RT pin to ground. Table 2 shows the necessary  $R_T$  value for a desired switching frequency.

The  $R_T$  resistor required for a desired switching frequency can be calculated using:

$$R_T = \frac{41.7}{f_{SW}} - 5.8$$

where  $R_T$  is in  $k\Omega$  and  $f_{SW}$  is the desired switching frequency in MHz.



## APPLICATIONS INFORMATION

The two channels of the LT8653S operate 180° out of phase to avoid aligned switching edge noise and reduce input current ripple.

**Table 2. SW Frequency vs. R<sub>T</sub> Value**

f <sub>SW</sub> (MHz)	R <sub>T</sub> (kΩ)
0.3	137
0.4	100
0.5	78.7
0.6	63.4
0.8	46.4
1.0	35.7
1.2	28.7
1.4	23.7
1.6	20
1.8	17.4
2.0	15
2.2	13
2.5	11
3.0	8.06

The RT pin on the LT8653S can be tied to V<sub>CC</sub> instead of using a resistor to ground to program the part for a 2MHz switching frequency. When configured this way, the internal compensation is adjusted to optimize the transient response for 2MHz operation resulting in a faster transient response than when using internal compensation with the switching frequency set by an external R<sub>T</sub> resistor. External compensation on the VC node is the same regardless of whether the switching frequency is programmed with an R<sub>T</sub> resistor or connecting the RT pin to V<sub>CC</sub>.

### Operating Frequency Selection and Trade-Offs

Selection of the operating frequency is a trade-off between efficiency, component size and input voltage range. The

advantage of high frequency operation is that smaller inductor and capacitor values may be used. The disadvantages are lower efficiency and a smaller input voltage range.

The highest switching frequency (f<sub>SW(MAX)</sub>) for a given application can be calculated as follows:

$$f_{SW(MAX)} = \frac{V_{OUT} + V_{SW(BOT)}}{t_{ON(MIN)} (V_{IN} - V_{SW(TOP)} + V_{SW(BOT)})}$$

where V<sub>IN</sub> is the typical input voltage, V<sub>OUT</sub> is the output voltage, V<sub>SW(TOP)</sub> and V<sub>SW(BOT)</sub> are the internal switch drops (~0.6V, ~0.33V, respectively at maximum load) and t<sub>ON(MIN)</sub> is the minimum top switch on-time of 30ns (see the Electrical Characteristics). This equation shows that a slower switching frequency is necessary to accommodate a high V<sub>IN</sub>/V<sub>OUT</sub> ratio. Choose the switching frequency based on which channel has the lower frequency constraint.

For transient operation, V<sub>IN</sub> may go as high as the absolute maximum rating of 42V regardless of the R<sub>T</sub> value, however the LT8653S will reduce switching frequency on each channel independently as necessary to maintain control of inductor current to assure safe operation.

In Burst Mode operation, the LT8653S is capable of a maximum duty cycle of greater than 99%, and the V<sub>IN</sub> to V<sub>OUT</sub> dropout is limited by the R<sub>DS(ON)</sub> of the top switch. In this mode, the channel that enters dropout skips switch cycles, resulting in a lower switching frequency. In forced continuous mode, the LT8653S will not skip cycles to achieve a higher duty cycle. The part will maintain the programmed switching frequency and the dropout voltage will be larger due to the smaller maximum duty cycle.

## APPLICATIONS INFORMATION

For applications that cannot allow deviation from the programmed switching frequency at low  $V_{IN}/V_{OUT}$  ratios use the following formula to set switching frequency:

$$V_{IN(MIN)} = \frac{V_{OUT} + V_{SW(BOT)}}{1 - f_{SW} \cdot t_{OFF(MIN)}} - V_{SW(BOT)} + V_{SW(TOP)}$$

where  $V_{IN(MIN)}$  is the minimum input voltage without skipped cycles,  $V_{OUT}$  is the output voltage,  $V_{SW(TOP)}$  and  $V_{SW(BOT)}$  are the internal switch drops ( $\sim 0.6V$ ,  $\sim 0.33V$ , respectively at maximum load),  $f_{SW}$  is the switching frequency (set by RT) and  $t_{OFF(MIN)}$  is the minimum switch off-time. Note that higher switching frequency will increase the minimum input voltage below which cycles will be dropped to achieve higher duty cycle.

### Inductor Selection and Maximum Output Current

The LT8653S is designed to minimize solution size by allowing the inductor to be chosen based on the output load requirements of the application. During overload or short-circuit conditions, the LT8653S safely tolerates operation with a saturated inductor through the use of a high speed peak-current mode architecture.

A good first choice for the inductor value is:

$$L_{1,2} = \frac{V_{OUT,1,2} + V_{SW(BOT)}}{f_{SW}}$$

where  $f_{SW}$  is the switching frequency in MHz,  $V_{OUT}$  is the output voltage,  $V_{SW(BOT)}$  is the bottom switch drop ( $\sim 0.33V$ ) and  $L$  is the inductor value in  $\mu H$ . To avoid overheating and poor efficiency, an inductor must be chosen with an RMS current rating that is greater than the maximum expected output load of the application. In addition, the saturation current (typically labeled  $I_{SAT}$ ) rating of the inductor must be higher than the load current plus 1/2 of inductor ripple current:

$$I_{L(PEAK)} = I_{LOAD(MAX)} + \frac{1}{2} \Delta I_L \quad (1)$$

where  $\Delta I_L$  is the inductor ripple current as calculated in Equation 1 and  $I_{LOAD(MAX)}$  is the maximum output load for a given application.

As a quick example, an application requiring 1A output should use an inductor with an RMS rating of greater than 1A and an  $I_{SAT}$  of greater than 1.3A. During long duration overload or short-circuit conditions, the inductor RMS rating requirement must be greater to avoid overheating of the inductor. To keep the efficiency high, the series resistance (DCR) should be low and the core material should be intended for high frequency applications.

The LT8653S limits the peak switch current in order to protect the switches and the system from overload faults. The top switch current limit ( $I_{LIM}$ ) is at least 6A at low duty cycles and decreases linearly to 4A at  $DC = 0.8$ . The inductor value must then be sufficient to supply the desired maximum output current ( $I_{OUT(MAX)}$ ), which is a function of the switch current limit ( $I_{LIM}$ ) and the ripple current.

$$I_{OUT(MAX)} = I_{LIM} - \frac{\Delta I_L}{2}$$

The peak-to-peak ripple current in the inductor can be calculated as follows:

$$\Delta I_L = \frac{V_{OUT}}{L \cdot f_{SW}} \cdot \left( 1 - \frac{V_{OUT}}{V_{IN(MAX)}} \right)$$

where  $f_{SW}$  is the switching frequency of the LT8653S and  $L$  is the value of the inductor. Therefore, the maximum output current that the LT8653S will deliver depends on the switch current limit, the inductor value and the input and output voltages.

Each channel has a secondary bottom switch current limit. After the top switch has turned off, the bottom switch carries the inductor current. If for any reason the inductor current is too high, the bottom switch will remain on, delaying the top switch turning on until the inductor current returns to a safe level. This level is specified as the bottom NMOS current limit and is independent of duty cycle. Maximum output current in the application circuit is limited to this valley current plus one half of the inductor ripple current.

In most cases current limit is enforced by the top switch. The bottom switch limit controls the inductor current

## APPLICATIONS INFORMATION

when the minimum on-time condition is violated (high input voltage, high frequency or saturated inductor).

The bottom switch current limit is designed to be equal to the peak current limit to avoid any contribution to maximum rated current of the LT8653S.

For more information about maximum output current and discontinuous operation, see Analog Devices Application Note 44.

Finally, for duty cycles greater than 50% ( $V_{OUT}/V_{IN} > 0.5$ ), a minimum inductance is required to avoid sub-harmonic oscillation. See Analog Devices Application Note 19.

**Table 3. Inductor Manufacturers**

VENDOR	URL
Coilcraft	<a href="http://www.coilcraft.com">www.coilcraft.com</a>
Sumida	<a href="http://www.sumida.com">www.sumida.com</a>
Würth Elektronik	<a href="http://www.we-online.com">www.we-online.com</a>
Vishay	<a href="http://www.vishay.com">www.vishay.com</a>

### Input Capacitor

Bypass the input of the LT8653S circuit with a ceramic capacitor of X7R or X5R type placed as close as possible to the  $V_{IN}$  and GND pins. Y5V types have poor performance over temperature and applied voltage and should not be used. A 4.7 $\mu$ F to 10 $\mu$ F ceramic capacitor is adequate to bypass the LT8653S and will easily handle the ripple current. Note that larger input capacitance is required when a lower switching frequency is used. If the input power source has high impedance, or there is significant inductance due to long wires or cables, additional bulk capacitance may be necessary. This can be provided with a low performance electrolytic capacitor.

Step-down regulators draw current from the input supply in pulses with very fast rise and fall times. The input capacitor is required to reduce the resulting voltage ripple at the LT8653S and to force this very high frequency switching current into a tight local loop, minimizing EMI. Typically a 0.1 $\mu$ F capacitor in a small 0402 case size is placed as close as possible to the LT8653S and a larger bulk ceramic is added for more capacitance (see the PCB Layout section). A second precaution regarding the ceramic input capacitor concerns the maximum input

voltage rating of the LT8653S. A ceramic input capacitor combined with trace or cable inductance forms a high quality (under damped) tank circuit. If the LT8653S circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the LT8653S's voltage rating. This situation is easily avoided (see Analog Devices Application Note 88).

### Output Capacitor and Output Ripple

The output capacitor has two essential functions. Along with the inductor, it filters the square wave generated by the LT8653S to produce the DC output. In this role it determines the output ripple, thus low impedance at the switching frequency is important. The second function is to store energy in order to satisfy transient loads and stabilize the LT8653S's control loop. Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. For good starting values, see the Typical Applications section.

Use X5R or X7R types. This choice will provide low output ripple and good transient response. Transient performance can be improved with a higher value output capacitor and the addition of a feed forward capacitor placed between  $V_{OUT}$  and FB. Increasing the output capacitance will also decrease the output voltage ripple. A lower value of output capacitor can be used to save space and cost but transient performance will suffer and may cause loop instability. See the Typical Applications in this data sheet for suggested capacitor values.

When choosing a capacitor, special attention should be given to the data sheet to calculate the effective capacitance under the relevant operating conditions of voltage bias and temperature. A physically larger capacitor or one with a higher voltage rating may be required.

### Ceramic Capacitors

Ceramic capacitors are small, robust and have very low ESR. However, ceramic capacitors can cause problems when used with the LT8653S due to their piezoelectric nature. When in Burst Mode operation, the LT8653S's switching frequency depends on the load current, and

## APPLICATIONS INFORMATION

at very light loads, the LT8653S can excite the ceramic capacitor at audio frequencies, generating audible noise. Since the LT8653S operates at a lower current limit during Burst Mode operation, the noise is typically very quiet to a casual ear. If this is unacceptable, use a high performance tantalum or electrolytic capacitor at the output. Low noise ceramic capacitors are also available.

**Table 4. Ceramic Capacitor Manufacturers**

MANUFACTURER	WEB
Taiyo Yuden	<a href="http://www.t-yuden.com">www.t-yuden.com</a>
AVX	<a href="http://www.avxcorp.com">www.avxcorp.com</a>
Murata	<a href="http://www.murata.com">www.murata.com</a>
TDK	<a href="http://www.tdk.com">www.tdk.com</a>

### Enable Pin

The LT8653S is in shutdown when the EN/UV pin is low and active when it is high. The rising threshold of the EN/UV comparator is 0.74V, with 30mV of hysteresis. The EN/UV pin can be tied to  $V_{IN}$  if the shutdown feature is not used, or tied to a logic level if shutdown control is required.

Adding a resistor divider from  $V_{IN}$  to EN/UV programs the LT8653S to operate only when  $V_{IN}$  is above a desired voltage (see the Block Diagram). Typically, this threshold,  $V_{IN(EN)}$ , is used in situations where the input supply is current limited, or has a relatively high source resistance. A switching regulator draws constant power from the source, so source current increases as source voltage drops. This looks like a negative resistance load to the source and can cause the source to current limit or latch low under low source voltage conditions. The  $V_{IN(EN)}$  threshold prevents the regulator from operating at source voltages where the problems might occur. This threshold can be adjusted by setting the values R5 and R6 such that they satisfy the following equation:

$$V_{IN(EN)} = \left( \frac{R5}{R6} + 1 \right) \cdot 0.74V$$

where the corresponding channel will remain off until  $V_{IN}$  is above  $V_{IN(EN)}$ . Due to the comparator's hysteresis, switching will not stop until the input falls slightly below  $V_{IN(EN)}$ .

When operating in Burst Mode operation for light load currents, the current through the  $V_{IN(EN)}$  resistor network can easily be greater than the supply current consumed by the LT8653S. Therefore, the  $V_{IN(EN)}$  resistors should be large to minimize their effect on efficiency at low loads.

### $V_{CC}$ Regulator

An internal low dropout (LDO) regulator produces the 3.4V supply from  $V_{IN}$  that powers the drivers and the internal bias circuitry. The internal  $V_{CC}$  capacitor is sufficient for good bypassing, so an external  $V_{CC}$  capacitor is not needed. To improve efficiency, the internal LDO can also draw current from the BIAS pin when the BIAS pin is at 3.1V or higher. Typically the BIAS pin can be tied to the lowest output or external supply above 3.1V. If BIAS is connected to a supply other than  $V_{OUT}$ , be sure to bypass with a local ceramic capacitor. If the BIAS pin is below 3.0V, the internal LDO will consume current from  $V_{IN}$ .

Applications with high input voltage and high switching frequency where the internal LDO pulls current from  $V_{IN}$  will increase die temperature because of the higher power dissipation across the LDO. Do not connect an external load to the  $V_{CC}$  pin.

### Frequency Compensation

The LT8653S has VC pins which can be used to optimize the loop compensation of each channel. If the VC pins are shorted to  $V_{CC}$ , then internal compensation is used. This simplifies the circuit design and minimizes the quiescent current, but since the internal compensation has to be stable across the 300kHz to 3MHz range of switching frequencies, the internal compensation will not be optimal, especially at high switching frequencies. If the best transient response is desired, an external compensation network can be connected to the VC pin, which usually consists of a series resistor and capacitor (see  $R_C$  and  $C_C$  in the Block Diagram).

Designing the compensation network is a bit complicated and the best values depend on the application and in particular the type of output capacitor. A practical approach is to start with one of the circuits in the data sheet that is similar to your application and tune the compensation network

## APPLICATIONS INFORMATION

to optimize the performance. LTspice® and LTpowerCAD® simulations can help in this process. Stability should then be checked across all operating conditions, including load current, input voltage and temperature.

The LT1375 data sheet contains a more thorough discussion of loop compensation and describes how to test the stability using a transient load.

Figure 3 shows an equivalent circuit for the LT8653S control loop. The error amplifier is a transconductance amplifier with finite output impedance. The power section, consisting of the modulator, power switches and inductor, is modeled as a transconductance amplifier generating an output current proportional to the voltage at the VC pin. Note that the output capacitor integrates this current and that the capacitor on the VC pin ( $C_C$ ) integrates the error amplifier output current, resulting in two poles in the loop. A zero is required and comes from a resistor  $R_C$  in series with  $C_C$ . This simple model works well as long as the value of the inductor is not too high and the loop crossover frequency is much lower than the switching frequency. A phase lead capacitor ( $C_{PL}$ ) across the feedback divider can be used to improve the transient response and is required to cancel the parasitic pole caused by the feedback node to ground capacitance.






Figure 3. Model for Loop Response

Figure 4a shows the transient response for an application which uses internal compensation. Figure 4b shows the improved transient response of the same application when a 34.8k  $R_C$  and 470pF  $C_C$  compensation network is used. Use of an external compensation network increases the quiescent current by about 50 $\mu$ A per channel.



0A TO 1A TRANSIENT  
3.3V<sub>OUT</sub>, D0 = D1 = 0V  
C<sub>OUT</sub> = 100 $\mu$ F  
FCM, f<sub>SW</sub> = 2MHz (R<sub>T</sub> = 15k $\Omega$ )

a)



0A TO 1A TRANSIENT  
3.3V<sub>OUT</sub>, D0 = D1 = 0V  
C<sub>OUT</sub> = 100 $\mu$ F  
FCM, f<sub>SW</sub> = 2MHz (R<sub>T</sub> = 15k $\Omega$ )  
C<sub>C</sub> = 470pF, R<sub>C</sub> = 34.8k $\Omega$

b)

Figure 4. Transient Response

### Output Voltage Tracking and Soft-Start

The LT8653S allows the user to program its output voltage ramp rate with the SS pin. An internal 2 $\mu$ A current pulls up the SS pin to  $V_{CC}$ . Putting an external capacitor on SS enables soft-starting the output to prevent current surge on the input supply. During the soft-start ramp the output

## APPLICATIONS INFORMATION

voltage will proportionally track the SS pin voltage. For output tracking applications, SS can be externally driven by another voltage source. From 0V to 0.04V, the SS pin will stop the corresponding channel from switching, thus allowing the SS pin to be used as a shutdown pin. From 0.04V to 0.8V, the SS voltage will override the internal 0.8V reference input to the error amplifier, thus regulating the FB pin voltage to that of SS pin (Figure 5). When SS is above 0.8V, tracking is disabled and the feedback voltage will regulate to the internal reference voltage. The SS pin may be left floating if the function is not needed. Note that in both Burst Mode operation and forced continuous mode (FCM) the LT8653S will not discharge the output to regulate to a lower SS voltage. This is achieved by disabling FCM when the SS voltage is below 1.8V.

An active pull-down circuit is connected to the SS pin which will discharge the external soft-start capacitor in the case of fault conditions and restart the ramp when the faults are cleared. Fault conditions that clear the soft-start capacitor are the EN/UV pin below 0.74V,  $V_{IN}$  voltage falling too low or thermal shutdown.




Figure 5. SS Pin Tracking

### Output Power Good

When the LT8653S's output voltage is within the  $\pm 7.5\%$  window of the regulation point, which is a FB voltage in

the range of 0.74V to 0.86V (typical), the output voltage is considered good and the open-drain PG pin goes high impedance and is typically pulled high with an external resistor. Otherwise, the internal pull-down device will pull the PG pin low. To prevent glitching both the upper and lower thresholds include 0.25% of hysteresis.

The PG pin is also actively pulled low during several fault conditions: EN/UV pin below 0.74V,  $V_{CC}$  voltage falling too low,  $V_{IN}$  under voltage or thermal shutdown.

### Sequencing

Start-up sequencing and tracking can be configured in several ways with the LT8653S. One channel can be required to be valid before enabling the other channel to sequence their start-up order. This can be done by connecting the PG pin of the first channel to the SS pin of the second channel. The channels can also be started at the same time where the output voltages can track in a ratiometric fashion (see Figure 6).

### Paralleling

To increase the possible output current, the two channels can be connected in parallel to the same output. To do this the VC, SS and FB pins of each channel are connected together, while each channel's SW node is connected to the common output through its own inductor. Figure 7 shows an application where the two channels of one LT8653S regulator are combined to get one output capable of 4A DC with 6A peak transients.

# APPLICATIONS INFORMATION




Figure 6. Sequencing and Start-up Configurations




Figure 7. Two-Phase Application

## APPLICATIONS INFORMATION

### Synchronization

To select low ripple Burst Mode operation, tie the SYNC pin below 0.4V (this can be ground or a logic low output). To select forced continuous mode (FCM), float the SYNC pin. To select FCM with spread spectrum modulation (SSM), tie the SYNC pin above 2.8V (SYNC can be tied to  $V_{CC}$ ). To synchronize the LT8653S oscillator to an external frequency, connect a square wave (with 20% to 80% duty cycle) to the SYNC pin. The square wave amplitude should have valleys that are below 0.4V and peaks above 1.5V (up to 6V). When synchronized to an external clock the LT8653S will use FCM.

Channel 1 will synchronize its positive switch edge transitions to the positive edge of the SYNC signal and channel 2 will synchronize to the negative edge of the SYNC signal.

The LT8653S may be synchronized over a 300kHz to 3MHz range. The  $R_T$  resistor should be chosen to set the LT8653S switching frequency equal to or below the lowest synchronization input. For example, if the synchronization signal will be 500kHz and higher, the  $R_T$  should be selected for nominal 500kHz.

The slope compensation is set by the  $R_T$  value, while the minimum slope compensation required to avoid subharmonic oscillations is established by the inductor size, input voltage and output voltage. Since the synchronization frequency will not change the slopes of the inductor current waveform, if the inductor is large enough to avoid subharmonic oscillations at the frequency set by  $R_T$ , then the slope compensation will be sufficient for all synchronization frequencies.

A synchronizing signal that incorporates spread spectrum may reduce EMI. The duty cycle of the SYNC signal can be used to set the relative phasing of the two channels for minimizing input ripple.

### Forced Continuous Mode

Forced continuous mode (FCM) is activated by either floating the SYNC pin, tying the SYNC pin to  $V_{CC}$ , applying a DC voltage above 2.8V to the SYNC pin or applying an external clock to the SYNC pin.

While in FCM, discontinuous mode operation is disabled and the inductor current is allowed to go negative so that the regulator can switch at the programmed frequency all the way down to zero output current. This has the advantage of maintaining the programmed switching frequency across the entire load range so that the switch harmonics and EMI are consistent and predictable. The disadvantage of FCM is that the light load efficiency will be low compared to Burst Mode operation.

At low input voltages when the part enters dropout, the programmed switching frequency will be maintained and off time skipping will not be allowed. This keeps the switching frequency controlled, but the dropout voltage will be higher than in burst mode, due to maximum duty cycle constraints.

The negative inductor current is limited to a maximum of about  $-2.5A$ , so the LT8653S can only sink a maximum of about  $-1.3A$ . This prevents boosting an excessive amount of current back from the output to the input. FCM is disabled if the input voltage is greater than 37V to prevent overvoltageing the LT8653S if the input capacitor is charged when sinking current from the output. Additional safety features include disabling FCM when the SS pin voltage is below 1.8V to prevent discharging the output when starting up into a pre-biased output, and a bottom FET current limit to prevent over charging the output if the minimum on time is violated.



## APPLICATIONS INFORMATION

### Spread Spectrum Modulation

Spread spectrum modulation (SSM) is activated by tying the SYNC pin to  $V_{CC}$  or applying a DC voltage above 2.8V to the SYNC pin. SSM reduces the EMI/EMC emissions by modulating the switching frequency between the value programmed by RT to approximately 20% higher than that value. The switching frequency is modulated linearly up and then linearly down at a 5kHz rate. This is an analog function, so each switching period will be different than the previous one. For example, when the LT8653S is programmed to 2MHz and the SSM feature is enabled, the switching frequency will vary from 2MHz to 2.4MHz at a 5kHz rate. When in SSM, the part will also operate in forced continuous mode.

### Clock Output

The CLKOUT pin outputs a clock which can be used to synchronize other regulators to the LT8653S. In Burst Mode operation (SYNC pin low), the CLKOUT pin is grounded. In forced continuous mode (SYNC pin float or DC high), the CLKOUT pin outputs a 50% duty cycle clock where the CLKOUT rising edge is approximately 90 degrees phase shifted relative to channel 1. If this CLKOUT waveform is applied to the SYNC pin of another LT8653S regulator, then four-phase operation can be achieved. If an external clock is applied to the SYNC pin of the LT8653S, then the CLKOUT pin will output a waveform with the same phasing and duty cycle as the SYNC pin clock. The low and high levels of the CLKOUT pin are ground and  $V_{CC}$ , respectively. The drive strength of the CLKOUT pin is several hundred ohms, so the CLKOUT waveform has rise and fall times of several tens of ns. The edge rates will be slower if the CLKOUT trace has extra capacitance.

### Shorted and Reversed Input Protection

The LT8653S will tolerate a shorted output. The bottom switch current is monitored such that if inductor current is beyond safe levels, switching of the top switch will be delayed until such time as the inductor current falls to safe levels. Fault condition of one channel will not affect the operation of the other channel, unless the part goes into thermal shutdown.

There is another situation to consider in systems where the output will be held high when the input to the LT8653S is absent. This may occur in battery charging applications or in battery-backup systems where a battery or some other supply is ORed with an LT8653S output. If the  $V_{IN}$  pin is allowed to float and the EN/UV pin is held high (either by a logic signal or because it is tied to  $V_{IN}$ ), then the LT8653S's internal circuitry will pull its quiescent current through its SW pin. This is acceptable if the system can tolerate current draw in this state. If the EN/UV pin is grounded, the SW pin current will drop to near  $1.7\mu\text{A}$ . However, if the  $V_{IN}$  pin is grounded while either channel's output is held high, regardless of EN/UV, parasitic body diodes inside the LT8653S can pull current from the output through the SW pin and the  $V_{IN}$  pin, damaging the IC.

Figure 8 shows a connection of the  $V_{IN}$  and EN/UV pins that will allow the LT8653S to run only when the input voltage is present and that protects against a shorted or reversed input.




Figure 8. Reverse  $V_{IN}$  Protection

## APPLICATIONS INFORMATION

### PCB Layout

For proper operation and minimum EMI, care must be taken during printed circuit board layout. Figure 9 shows the recommended component placement with trace, ground plane and via locations. Note that large, switched currents flow in the LT8653S's  $V_{IN}$  pins, GND pins and the input capacitors. The loop formed by the input capacitor should be as small as possible by placing the capacitor adjacent to the  $V_{IN}$  and GND pins. When using a physically large input capacitor, the resulting loop may become too large, in which case using a small case/value capacitor placed close to the  $V_{IN}$  and GND pins plus a larger capacitor further away is preferred. These components, along

with the inductor and output capacitor, should be placed on the same side of the circuit board and their connections should be made on that layer. Place a local, unbroken ground plane under the application circuit on the layer closest to the surface layer. The SW nodes should be as small as possible. Finally, keep the FB and RT nodes small so that the ground traces will shield them from the SW nodes. The exposed pad acts as a heat sink and is connected electrically to ground. To keep thermal resistance low, extend the ground plane as much as possible and add thermal vias under and near the LT8653S to additional ground planes within the circuit board and on the bottom side. See Figure 9 for example PCB layout.




Figure 9. Recommended Layout

8653S F09

## APPLICATIONS INFORMATION

### High Temperature Considerations

Care should be taken in the layout of the PCB to ensure good heat sinking of the LT8653S. The exposed pad on the bottom of the package must be soldered to a ground plane. This ground should be tied to large copper layers below with thermal vias; these layers will spread heat dissipated by the LT8653S. Placing additional vias can reduce thermal resistance further. The maximum load current should be derated as the ambient temperature approaches the maximum junction rating. Power dissipation within the LT8653S can be estimated by calculating the total power loss from an efficiency measurement and subtracting the inductor loss. The die temperature is calculated by multiplying the LT8653S power dissipation by the thermal resistance from junction to ambient.

The internal thermal shutdown protection of LT8653S will stop switching and indicate a fault condition if junction temperature exceeds 165°C. The fault condition will clear and switching resume when the temperature drops back below 160°C.

Temperature rise of the LT8653S is worst when operating at high load, high  $V_{IN}$  and high switching frequency. If the case temperature is too high for a given application, then either  $V_{IN}$ , switching frequency, or load current can be decreased to reduce the temperature to an acceptable level. Figure 10 shows examples case temperature vs  $V_{IN}$ , switching frequency and load.

The LT8653S's internal power switches are capable of safely delivering up to 3A of peak output current. However, due to thermal limits, the package can only handle 3A loads for short periods of time. Figure 11 shows an example of how case temperature rise changes with the duty cycle of a 1kHz pulsed 3A load.




Figure 10. Case Temperature Rise





Figure 11. Case Temperature Rise vs. 3A Pulsed Load


## TYPICAL APPLICATIONS

5V, 3.3V, 2MHz Step-Down Converter with FCM and External Compensation





TYPICAL APPLICATIONS

Two Phase, 3.3V, 4A, 2MHz Step-Down Converter




PACKAGE DESCRIPTION

**LQFN Package**  
**20-Lead (4mm × 3mm × 0.94mm)**  
 (Reference LTC DWG # 05-08-1524 Rev C)



DIMENSIONS			
SYMBOL	MIN	NOM	MAX
A	0.85	0.94	1.03
A1	0.01	0.02	0.03
L	0.30	0.40	0.50
b	0.22	0.25	0.28
D		3.00	
E		4.00	
D1		1.40	
E1		2.40	
e		0.50	
H1		0.24 REF	
H2		0.70 REF	
aaa			0.10
bbb			0.10
ccc			0.10
ddd			0.10
eee			0.15
fff			0.08



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
  2. ALL DIMENSIONS ARE IN MILLIMETERS
  3. PRIMARY DATUM - Z - IS SEATING PLANE
  4. METAL FEATURES UNDER THE SOLDER MASK OPENING NOT SHOWN SO AS NOT TO OBSCURE THESE TERMINALS AND HEAT FEATURES
  5. DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE PIN 1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE
  6. THE EXPOSED HEAT FEATURE MAY HAVE OPTIONAL CORNER RADII ON EACH SEGMENT
  7. CORNER SUPPORT PAD CHAMFER IS OPTIONAL


LDRN.20.0219 REV.C

## REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	10/20	AEC-Q100 Qualified for Automotive Applications	1
		Clarified $V_{OUT2}$	1
		Clarified Internal and External Compensation labels on No Load Supply Current graph (G15)	5

## TYPICAL APPLICATION

### 5V, 1.8V, 2MHz Step-Down Converter



## RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
<a href="#">LT8650S</a>	42V, Dual 4A, 95% Efficiency, 2.2MHz Synchronous Silent Switcher 2 Step-Down DC/DC Converter with $I_Q = 6.2\mu\text{A}$	$V_{IN} = 3\text{V to } 42\text{V}$ , $V_{OUT(MIN)} = 0.8\text{V}$ , $I_Q = 6.2\mu\text{A}$ , $I_{SD} < 1\mu\text{A}$ , 4mm × 6mm QFN-32 Package
<a href="#">LT8640S</a>	42V, 5A, 95% Efficiency, 2.2MHz Synchronous Silent Switcher 2 Step-Down DC/DC Converter with $I_Q = 2.5\mu\text{A}$	$V_{IN} = 3.4\text{V to } 42\text{V}$ , $V_{OUT(MIN)} = 0.97\text{V}$ , $I_Q = 2.5\mu\text{A}$ , $I_{SD} < 1\mu\text{A}$ , 4mm × 4mm QFN-24 Package
<a href="#">LT8609S</a>	42V, 2A, 95% Efficiency, 2.2MHz Synchronous Silent Switcher 2 Step-Down DC/DC Converter with $I_Q = 2.5\mu\text{A}$	$V_{IN} = 3\text{V to } 42\text{V}$ , $V_{OUT(MIN)} = 0.8\text{V}$ , $I_Q = 2.5\mu\text{A}$ , $I_{SD} < 1\mu\text{A}$ , 3mm × 3mm QFN-16 Package
<a href="#">LT8609/</a> <a href="#">LT8609A</a>	42V, 2A, 94% Efficiency, 2.2MHz Synchronous MicroPower Step-Down DC/DC Converter with $I_Q = 2.5\mu\text{A}$	$V_{IN} = 3\text{V to } 42\text{V}$ , $V_{OUT(MIN)} = 0.8\text{V}$ , $I_Q = 2.5\mu\text{A}$ , $I_{SD} < 1\mu\text{A}$ , MSOP-10E, 3mm × 3mm DFN Packages
<a href="#">LT8610A/</a> <a href="#">LT8610AB</a>	42V, 3.5A, 96% Efficiency, 2.2MHz Synchronous MicroPower Step-Down DC/DC Converter with $I_Q = 2.5\mu\text{A}$	$V_{IN} = 3.4\text{V to } 42\text{V}$ , $V_{OUT(MIN)} = 0.97\text{V}$ , $I_Q = 2.5\mu\text{A}$ , $I_{SD} < 1\mu\text{A}$ , MSOP-16E Package
<a href="#">LT8612</a>	42V, 6A, 96% Efficiency, 2.2MHz Synchronous MicroPower Step-Down DC/DC Converter with $I_Q = 2.5\mu\text{A}$	$V_{IN} = 3.4\text{V to } 42\text{V}$ , $V_{OUT(MIN)} = 0.97\text{V}$ , $I_Q = 3.0\mu\text{A}$ , $I_{SD} < 1\mu\text{A}$ , 3mm × 6mm QFN-28 Package
<a href="#">LT8602</a>	42V, Quad Output (2.5A+1.5A+1.5A+1.5A) 95% Efficiency, 2.2MHz Synchronous MicroPower Step-Down DC/DC Converter with $I_Q = 25\mu\text{A}$	$V_{IN} = 3\text{V to } 42\text{V}$ , $V_{OUT(MIN)} = 0.8\text{V}$ , $I_Q = 25\mu\text{A}$ , $I_{SD} < 1\mu\text{A}$ , 6mm × 6mm QFN-40 Package