

The S-1410/1411 Series is a watchdog timer developed using CMOS technology, which can operate with low current consumption of 3.8 μ A typ. The reset function and the low voltage detection function are available.

■ Features

- | | |
|--|---|
| • Detection voltage: | 2.0 V to 5.0 V, selectable in 0.1 V step |
| • Detection voltage accuracy: | $\pm 1.5\%$ |
| • Input voltage: | $V_{DD} = 0.9$ V to 6.0 V |
| • Hysteresis width: | 5% typ. |
| • Current consumption during watchdog timer operation: | 3.8 μ A typ. |
| • Reset time-out period: | 14.5 ms typ. ($C_{POR} = 2200$ pF) |
| • Watchdog time-out period: | 24.6 ms typ. ($C_{WDT} = 470$ pF) |
| • Watchdog operation is switchable: | Enable, Disable |
| • Watchdog operation voltage range: | $V_{DD} = 2.5$ V to 6.0 V |
| • Watchdog mode switching function*1: | Time-out mode, window mode |
| • Watchdog input edge is selectable: | Rising edge, falling edge, both rising and falling edges |
| • Product type is selectable: | S-1410 Series
(Product with \overline{W} / T pin (Output: \overline{WDO} pin))
S-1411 Series
(Product without \overline{W} / T pin (Output: \overline{RST} pin, \overline{WDO} pin)) |
| • Operation temperature range: | $T_a = -40^\circ\text{C}$ to $+105^\circ\text{C}$ |
| • Lead-free (Sn 100%), halogen-free | |

*1. The S-1411 Series is fixed to the window mode.

■ Application

- Power supply monitoring and system monitoring in microcontroller mounted apparatus

■ Packages

- TMSOP-8
- HSNT-8(2030)

■ Block Diagrams

1. S-1410 Series A / B / C Type




Figure 1

2. S-1410 Series D / E / F Type




Figure 2

3. S-1410 Series G / H / I Type




Figure 3

4. S-1410 Series J / K / L Type




Figure 4

5. S-1411 Series A / B / C Type




Figure 5

6. S-1411 Series D / E / F Type




Figure 6

7. S-1411 Series G / H / I Type




Figure 7

8. S-1411 Series J / K / L Type





Figure 8

■ Product Name Structure

Users can select the product type, detection voltage, and package type for the S-1410/1411 Series. Refer to "1. Product name" regarding the contents of product name, "2. Product type list" regarding the product types, "3. Packages" regarding the package drawings.

1. Product name



*1. Refer to the tape drawing.

*2. Refer to "2. Product type list".

*3. 0: S-1410 Series (Product with \overline{W} / T pin)

The \overline{WDO} pin outputs the signals which are from the watchdog timer circuit and the voltage detection circuit.

1: S-1411 Series (Product without \overline{W} / T pin)

The \overline{WDO} pin outputs the signals which are from the watchdog timer circuit and the voltage detection circuit.

The \overline{RST} pin outputs the signal which is from the voltage detection circuit.

The watchdog mode is fixed to the window mode.

2. Product type list

Table 1

Product Type	WEN Pin Logic	Constant Current Source Pull-down for WEN Pin	Input Edge	Output Pull-up Resistor
A	Active "H"	Available	Rising edge	Available
B	Active "H"	Available	Falling edge	Available
C	Active "H"	Available	Both rising and falling edges	Available
D	Active "L"	Unavailable	Rising edge	Available
E	Active "L"	Unavailable	Falling edge	Available
F	Active "L"	Unavailable	Both rising and falling edges	Available
G	Active "H"	Available	Rising edge	Unavailable
H	Active "H"	Available	Falling edge	Unavailable
I	Active "H"	Available	Both rising and falling edges	Unavailable
J	Active "L"	Unavailable	Rising edge	Unavailable
K	Active "L"	Unavailable	Falling edge	Unavailable
L	Active "L"	Unavailable	Both rising and falling edges	Unavailable

3. Packages

Table 2 Package Drawing Codes

Package Name	Dimension	Tape	Reel	Land
TMSOP-8	FM008-A-P-SD	FM008-A-C-SD	FM008-A-R-SD	–
HSNT-8(2030)	PP008-A-P-SD	PP008-A-C-SD	PP008-A-R-SD	PP008-A-L-SD

■ Pin Configurations

1. TMSOP-8




Figure 9

Table 3 S-1410 Series

Pin No.	Symbol	Description
1	\overline{W} / T^{*1}	Watchdog mode switching pin
2	CPOR	Reset time-out period adjustment pin
3	CWDT	Watchdog time-out period adjustment pin
4	VSS	GND pin
5	WEN	Watchdog enable pin
6	WDO	Watchdog output and reset output pin
7	WDI	Watchdog input pin
8	VDD	Voltage input pin

Table 4 S-1411 Series

Pin No.	Symbol	Description
1	RST	Reset output pin
2	CPOR	Reset time-out period adjustment pin
3	CWDT	Watchdog time-out period adjustment pin
4	VSS	GND pin
5	WEN	Watchdog enable pin
6	\overline{WDO}	Watchdog output pin
7	WDI	Watchdog input pin
8	VDD	Voltage input pin

*1. \overline{W} / T pin = "H": Time-out mode
 \overline{W} / T pin = "L": Window mode

2. HSNT-8(2030)




Figure 10

Table 5 S-1410 Series

Pin No.	Symbol	Description
1	\overline{W} / T^2	Watchdog mode switching pin
2	CPOR	Reset time-out period adjustment pin
3	CWDT	Watchdog time-out period adjustment pin
4	VSS	GND pin
5	WEN	Watchdog enable pin
6	\overline{WDO}	Watchdog output and reset output pin
7	WDI	Watchdog input pin
8	VDD	Voltage input pin

Table 6 S-1411 Series

Pin No.	Symbol	Description
1	\overline{RST}	Reset output pin
2	CPOR	Reset time-out period adjustment pin
3	CWDT	Watchdog time-out period adjustment pin
4	VSS	GND pin
5	WEN	Watchdog enable pin
6	\overline{WDO}	Watchdog output pin
7	WDI	Watchdog input pin
8	VDD	Voltage input pin

- *1. Connect the heat sink of backside at shadowed area to the board, and set electric potential GND.
 However, do not use it as the function of electrode.
- *2. \overline{W} / T pin = "H": Time-out mode
 \overline{W} / T pin = "L": Window mode

■ Pin Functions

Refer to "■ Operations" for details.

1. \overline{W} / T pin (Only S-1410 Series)

This is a pin to switch the watchdog mode.

The S-1410 Series changes to the time-out mode when the \overline{W} / T pin is "H", and changes to the window mode when the \overline{W} / T pin is "L". Switching the mode is prohibited during the operation.

The \overline{W} / T pin is connected to a constant current source (0.3 μA typ.) and is pulled down internally.

In addition, the \overline{W} / T pin has a noise filter. When the power supply voltage is 5.0 V, noise with a minimum pulse width of 200 ns can be eliminated.

2. \overline{RST} pin (Only S-1411 Series)

This is a reset output pin. It outputs "L" when detecting a low voltage.

Be sure to connect an external pull-up resistor (R_{extR}) to the \overline{RST} pin in the product without an output pull-up resistor.

3. \overline{WDO} pin

3.1 S-1410 Series

This pin combines the reset output and the watchdog output (time-out detection, double pulse detection).

Be sure to connect an external pull-up resistor (R_{extW}) to the \overline{WDO} pin in the product without an output pull-up resistor. **Table 7** shows the \overline{WDO} pin output status.

Table 7

Operation Status	\overline{WDO} Pin	
	\overline{W} / T Pin = "H"	\overline{W} / T Pin = "L"
Normal operation	"H"	"H"
Low voltage detection	"L"	"L"
Time-out detection	"L"	"L"
Double pulse detection	"H"	"L"
When watchdog timer is in Disable	"H"	"H"

3.2 S-1411 Series

This is the watchdog output (time-out detection, double pulse detection) pin.

Be sure to connect an external pull-up resistor (R_{extW}) to the \overline{WDO} pin in the product without an output pull-up resistor. **Table 8** shows the \overline{WDO} pin and \overline{RST} pin output statuses.

Table 8

Operation Status	\overline{WDO} Pin	\overline{RST} Pin
Normal operation	"H"	"H"
Low voltage detection	"L"	"L"
Time-out detection	"L"	"H"
Double pulse detection	"L"	"H"
When watchdog timer is in Disable	"H"	"H"

4. CPOR pin

This is a pin to connect an adjustment capacitor for reset time-out period (C_{POR}) in order to generate the reset time-out period (t_{RST}). C_{POR} is charged and discharged by an internal constant current circuit, and the charge-discharge duration is t_{RST}.

Refer to "■ Recommended Operation Conditions" and consider variation of C_{POR} to select an appropriate C_{POR}. t_{RST} is calculated by using the following equation.

$$t_{RST} [ms] = C_{POR} \text{ delay coefficient} \times C_{POR} [nF] + t_{RST0} [ms]$$

Table 9

Item	Min.	Typ.	Max.
C _{POR} delay coefficient	3.9	6.5	9.1
t _{RST0} [ms]	0.0	0.2	0.6

5. CWDT pin

This is a pin to connect an adjustment capacitor for watchdog time-out period (C_{WDT}) in order to generate the watchdog time-out period (t_{WDU}) and the watchdog double pulse detection time (t_{WDL}). C_{WDT} is charged and discharged by an internal constant current circuit.

Refer to "■ Recommended Operation Conditions" and consider variation of C_{WDT} to select an appropriate C_{WDT}. t_{WDU} is calculated by using the following equation.

$$t_{WDU} [ms] = C_{WDT} \text{ delay coefficient 1} \times C_{WDT} [nF] + t_{WDU0} [ms]$$

Table 10

Item	Min.	Typ.	Max.
C _{WDT} delay coefficient 1	30	50	70
t _{WDU0} [ms]	0.0	1.1	3.0

In addition, t_{WDL} is calculated by using the following equation.

$$t_{WDL} = \frac{t_{WDU}}{32}$$

5.1 Cautions on watchdog double pulse detection time

The watchdog double pulse detection time (t_{WDL}) noted in "■ Electrical Characteristics" is a value with a starting point at the time when the CWDT pin voltage (V_{CWDT}) begins to rise from the CWDT charge lower limit threshold (V_{CWL}).

The double pulse detection in window mode is performed even during Δt_{WDL} shown in **Timing Diagram 7-4**. Therefore, if setting to a value with a starting point at the time when V_{CWDT} begins to rise from 0 V, the watchdog double pulse detection time (t_{WDL2}) is calculated adding Δt_{WDL} as shown in the following equations.

$$t_{WDL2} [ms] = t_{WDL} + \Delta t_{WDL} [ms]$$

$$\Delta t_{WDL} [ms] = C_{WDT} \text{ delay coefficient 2} \times C_{WDT} [nF] + t_{WDL0} [ms]$$

Table 11

Item	Min.	Typ.	Max.
C _{WDT} delay coefficient 2	0.00	0.27	0.65
t _{WDL0} [ms]	0.00	0.01	0.02

6. WEN pin

This is a pin to switch Enable / Disable of the watchdog timer.

The voltage detection circuit independently operates at all times regardless of the watchdog timer operation.

In addition, the WEN pin has a noise filter. When the power supply voltage is 5.0 V, noise with a minimum pulse width of 200 ns can be eliminated.

6.1 S-1410/1411 Series A / B / C / G / H / I type (WEN pin logic active "H" product)

The watchdog timer goes to Enable if the input is "H", and the charge-discharge operation is performed at the CWDT pin.

The WEN pin is connected to a constant current source (0.3 μ A typ.) and is pulled down internally.

6.2 S-1410/1411 Series D / E / F / J / K / L type (WEN pin logic active "L" product)

The watchdog timer goes to Enable if the input is "L", and the charge-discharge operation is performed at the CWDT pin.

The WEN pin is not pulled down internally.

7. WDI pin

This is an input pin to receive a signal from the monitored object. By inputting an edge at an appropriate timing, the WDI pin confirms the normal operation of the monitored object.

The WDI pin is connected to a constant current source (0.3 μ A typ.) and is pulled down internally.

If the WEN pin is in Disable after the initialization and reset release are performed subsequent to the power supply voltage rise, the WDI pin will be able to receive input signals after the WEN pin goes to Enable and then the input setup time (t_{iset}) elapses.

In addition, the WDI pin has a noise filter. When the power supply voltage is 5.0 V, noise with a minimum pulse width of 200 ns can be eliminated.

■ Absolute Maximum Ratings

Table 12

(Ta = +25°C unless otherwise specified)

Item	Symbol	Absolute Maximum Rating	Unit
VDD pin voltage	V _{DD}	V _{SS} - 0.3 to V _{SS} + 7.0	V
WDI pin voltage	V _{WDI}	V _{SS} - 0.3 to V _{DD} + 0.3 ≤ V _{SS} + 7.0	V
WEN pin voltage	V _{WEN}	V _{SS} - 0.3 to V _{DD} + 0.3 ≤ V _{SS} + 7.0	V
W / T pin voltage	V _{W / T}	V _{SS} - 0.3 to V _{DD} + 0.3 ≤ V _{SS} + 7.0	V
CPOR pin voltage	V _{CPOR}	V _{SS} - 0.3 to V _{DD} + 0.3 ≤ V _{SS} + 7.0	V
CWDT pin voltage	V _{CWDT}	V _{SS} - 0.3 to V _{DD} + 0.3 ≤ V _{SS} + 7.0	V
RST pin voltage	A / B / C / D / E / F type	V _{RST}	V _{SS} - 0.3 to V _{DD} + 0.3 ≤ V _{SS} + 7.0
	G / H / I / J / K / L type		
WDO pin voltage	A / B / C / D / E / F type	V _{WDO}	V _{SS} - 0.3 to V _{DD} + 0.3 ≤ V _{SS} + 7.0
	G / H / I / J / K / L type		
Operation ambient temperature	T _{opr}	-40 to +105	°C
Storage temperature	T _{stg}	-40 to +150	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

■ Thermal Resistance Value

Table 13

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	
Junction-to-ambient thermal resistance*1	θ _{JA}	TMSOP-8	Board A	-	160	-	°C/W
			Board B	-	133	-	°C/W
			Board C	-	-	-	°C/W
			Board D	-	-	-	°C/W
			Board E	-	-	-	°C/W
		HSNT-8(2030)	Board A	-	181	-	°C/W
			Board B	-	135	-	°C/W
			Board C	-	40	-	°C/W
			Board D	-	42	-	°C/W
			Board E	-	32	-	°C/W

*1. Test environment: compliance with JEDEC STANDARD JESD51-2A

Remark Refer to "■ Power Dissipation" and "Test Board" for details.

■ Recommended Operation Conditions

Table 14

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
VDD pin voltage	V _{DD}	Voltage detection circuit	0.9	-	6.0	V
		Watchdog timer circuit	2.5	-	6.0	V
Set detection voltage	-V _{DET(S)}	0.1 V step	2.0	-	5.0	V
External pull-up resistor for RST pin	R _{extR}	S-1411 Series G / H / I / J / K / L type	10	100	-	kΩ
External pull-up resistor for WDO pin	R _{extW}	S-1410/1411 Series G / H / I / J / K / L type	10	100	-	kΩ
Adjustment capacitance for reset time-out period	C _{POR}	-	0.1	2.2	1000	nF
Adjustment capacitance for watchdog time-out period	C _{WDT}	-	0.1	0.47	1000	nF

■ Electrical Characteristics

1. S-1410 Series

Table 15 (1 / 2)

(WEN pin logic active "H" product, V_{DD} = 5.0 V, Ta = +25°C unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Circuit	
Detection voltage*1	-V _{DET}	-	-V _{DET(S)} × 0.985	-V _{DET(S)}	-V _{DET(S)} × 1.015	V	1	
Hysteresis width	V _{HYS}	-	-V _{DET} × 0.03	-V _{DET} × 0.05	-V _{DET} × 0.07	V	1	
Current consumption during watchdog timer operation	I _{SS1}	V _{WEN} = V _{DD}	-	3.8	7.8	μA	2	
Current consumption during watchdog timer stop	I _{SS2}	V _{WEN} = 0 V	-	2.7	5.7	μA	2	
Watchdog output voltage "H"	V _{WOH}	Only A / B / C / D / E / F type	V _{DD} - 1.0	-	-	V	5	
Watchdog output voltage "L"	V _{WOL}	External pull-up resistor of 100 kΩ is connected for G / H / I / J / K / L type	-	-	0.4	V	6	
Watchdog output pull-up resistance	R _{WUP}	Only A / B / C / D / E / F type	2.0	5.88	12.5	MΩ	-	
Watchdog output current	I _{WOUT}	V _{DS} = 0.4 V	V _{DD} = 1.5 V	0.6	1.1	-	mA	7
			V _{DD} = 1.8 V	1.1	1.6	-	mA	7
			V _{DD} = 2.5 V	2.1	2.6	-	mA	7
			V _{DD} = 3.0 V	2.8	3.3	-	mA	7
Watchdog output leakage current	I _{WLEAK}	V _{DS} = 6.0 V, V _{DD} = 6.0 V	-	-	0.096	μA	8	
Input pin voltage 1 "H"	V _{SH1}	WEN pin	0.7 × V _{DD}	-	-	V	9	
Input pin voltage 1 "L"	V _{SL1}	WEN pin	-	-	0.3 × V _{DD}	V	9	
Input pin voltage 2 "H"	V _{SH2}	\bar{W} / T pin	0.7 × V _{DD}	-	-	V	9	
Input pin voltage 2 "L"	V _{SL2}	\bar{W} / T pin	-	-	0.3 × V _{DD}	V	9	
Input pin voltage 3 "H"	V _{SH3}	WDI pin	0.7 × V _{DD}	-	-	V	9	
Input pin voltage 3 "L"	V _{SL3}	WDI pin	-	-	0.3 × V _{DD}	V	9	

Table 15 (2 / 2)

(WEN pin logic active "H" product, V_{DD} = 5.0 V, Ta = +25°C unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Circuit	
Input pin current 1 "H"	I _{SH1}	WEN pin, V _{DD} = 6.0 V, Input pin voltage = 6.0 V	A / B / C / G / H / I type	–	0.3	1.0	μA	9
			D / E / F / J / K / L type	–0.1	–	0.1	μA	9
Input pin current 1 "L"	I _{SL1}	WEN pin, V _{DD} = 6.0 V, Input pin voltage = 0 V	–0.1	–	0.1	μA	9	
Input pin current 2 "H"	I _{SH2}	\overline{W} / T pin, V _{DD} = 6.0 V, Input pin voltage = 6.0 V	–	0.3	1.0	μA	9	
Input pin current 2 "L"	I _{SL2}	\overline{W} / T pin, V _{DD} = 6.0 V, Input pin voltage = 0 V	–0.1	–	0.1	μA	9	
Input pin current 3 "H"	I _{SH3}	WDI pin, V _{DD} = 6.0 V, Input pin voltage = 6.0 V	–	0.3	1.0	μA	9	
Input pin current 3 "L"	I _{SL3}	WDI pin, V _{DD} = 6.0 V, Input pin voltage = 0 V	–0.1	–	0.1	μA	9	
Input pulse width "H"*2	t _{high1}	Timing Diagram 1	1.5	–	–	μs	10	
Input pulse width "L"*2	t _{low1}	Timing Diagram 1	1.5	–	–	μs	10	
Reset time-out period	t _{RST}	C _{POR} = 2200 pF, Timing Diagram 2, 5	8.7	14.5	20	ms	3	
Watchdog time-out period	t _{WDU}	C _{WDT} = 470 pF, Timing Diagram 4, 5	15	24.6	34	ms	3	
Watchdog double pulse detection time	t _{WDL}	C _{WDT} = 470 pF, Timing Diagram 7-1 to 7-4	461	769	1077	μs	4	
Watchdog output delay time	t _{WOUT}	Timing Diagram 2, 3-2, 7-1 to 7-3	–	25	40	μs	3	
Reset output delay time	t _{ROUT}	Timing Diagram 2, 7-1 to 7-3	–	25	40	μs	3	
Input setup time	t _{iset}	Timing Diagram 4	1.0	–	–	μs	3	

*1. –V_{DET}: Actual detection voltage, –V_{DET(S)}: Set detection voltage

*2. Inputs to the WEN pin and the WDI pin should be greater than or equal to the min. value specified in "■ Electrical Characteristics".

2. S-1411 Series

Table 16 (1 / 2)

(WEN pin logic active "H" product, V_{DD} = 5.0 V, Ta = +25°C unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Circuit	
Detection voltage*1	-V _{DET}	-	-V _{DET(S)} × 0.985	-V _{DET(S)}	-V _{DET(S)} × 1.015	V	11	
Hysteresis width	V _{HYS}	-	-V _{DET} × 0.03	-V _{DET} × 0.05	-V _{DET} × 0.07	V	11	
Current consumption during watchdog timer operation	I _{SS1}	V _{WEN} = V _{DD}	-	3.8	7.8	μA	12	
Current consumption during watchdog timer stop	I _{SS2}	V _{WEN} = 0 V	-	2.7	5.7	μA	12	
Reset output voltage "H"	V _{ROH}	Only A / B / C / D / E / F type	V _{DD} - 1.0	-	-	V	15	
Reset output voltage "L"	V _{ROL}	External pull-up resistor of 100 kΩ is connected for G / H / I / J / K / L type	-	-	0.4	V	16	
Reset output pull-up resistance	R _{RUP}	Only A / B / C / D / E / F type	2.0	5.88	12.5	MΩ	-	
Reset output current	I _{ROUT}	V _{DS} = 0.4 V	V _{DD} = 1.5 V	0.6	1.1	-	mA	17
			V _{DD} = 1.8 V	1.1	1.6	-	mA	17
			V _{DD} = 2.5 V	2.1	2.6	-	mA	17
			V _{DD} = 3.0 V	2.8	3.3	-	mA	17
Reset output leakage current	I _{RLEAK}	V _{DS} = 6.0 V, V _{DD} = 6.0 V	-	-	0.096	μA	18	
Watchdog output voltage "H"	V _{WOH}	Only A / B / C / D / E / F type	V _{DD} - 1.0	-	-	V	19	
Watchdog output voltage "L"	V _{WOL}	External pull-up resistor of 100 kΩ is connected for G / H / I / J / K / L type	-	-	0.4	V	20	
Watchdog output pull-up resistance	R _{WUP}	Only A / B / C / D / E / F type	2.0	5.88	12.5	MΩ	-	
Watchdog output current	I _{WOUT}	V _{DS} = 0.4 V	V _{DD} = 1.5 V	0.6	1.1	-	mA	21
			V _{DD} = 1.8 V	1.1	1.6	-	mA	21
			V _{DD} = 2.5 V	2.1	2.6	-	mA	21
			V _{DD} = 3.0 V	2.8	3.3	-	mA	21
Watchdog output leakage current	I _{WLEAK}	V _{DS} = 6.0 V, V _{DD} = 6.0 V	-	-	0.096	μA	22	
Input pin voltage 1 "H"	V _{SH1}	WEN pin	0.7 × V _{DD}	-	-	V	23	
Input pin voltage 1 "L"	V _{SL1}	WEN pin	-	-	0.3 × V _{DD}	V	23	
Input pin voltage 3 "H"	V _{SH3}	WDI pin	0.7 × V _{DD}	-	-	V	23	
Input pin voltage 3 "L"	V _{SL3}	WDI pin	-	-	0.3 × V _{DD}	V	23	

Table 16 (2 / 2)

(WEN pin logic active "H" product, V_{DD} = 5.0 V, Ta = +25°C unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Circuit	
Input pin current 1 "H"	I _{SH1}	WEN pin, V _{DD} = 6.0 V, Input pin voltage = 6.0 V	A / B / C / G / H / I type	–	0.3	1.0	μA	23
			D / E / F / J / K / L type	–0.1	–	0.1	μA	23
Input pin current 1 "L"	I _{SL1}	WEN pin, V _{DD} = 6.0 V, Input pin voltage = 0 V	–0.1	–	0.1	μA	23	
Input pin current 3 "H"	I _{SH3}	WDI pin, V _{DD} = 6.0 V, Input pin voltage = 6.0 V	–	0.3	1.0	μA	23	
Input pin current 3 "L"	I _{SL3}	WDI pin, V _{DD} = 6.0 V, Input pin voltage = 0 V	–0.1	–	0.1	μA	23	
Input pulse width "H"*2	t _{high1}	Timing Diagram 1	1.5	–	–	μs	24	
Input pulse width "L"*2	t _{low1}	Timing Diagram 1	1.5	–	–	μs	24	
Reset time-out period	t _{RST}	C _{POR} = 2200 pF, Timing Diagram 2, 5	8.7	14.5	20	ms	13	
Watchdog time-out period	t _{WDT}	C _{WDT} = 470 pF, Timing Diagram 4, 5	15	24.6	34	ms	13	
Watchdog double pulse detection time	t _{WDL}	C _{WDT} = 470 pF, Timing Diagram 7-1 to 7-4	461	769	1077	μs	14	
Watchdog output delay time	t _{WOUT}	Timing Diagram 2, 3-2, 7-1 to 7-3	–	25	40	μs	13	
Reset output delay time	t _{ROUT}	Timing Diagram 2, 3-1, 7-1 to 7-3	–	25	40	μs	13	
Input setup time	t _{iset}	Timing Diagram 4	1.0	–	–	μs	13	

*1. –V_{DET}: Actual detection voltage, –V_{DET(S)}: Set detection voltage

*2. Inputs to the WEN pin and the WDI pin should be greater than or equal to the min. value specified in "■ Electrical Characteristics".

■ Timing Diagrams on Electrical Characteristics

(1) Timing Diagram 1




Figure 11 Input Pulse Width




Figure 12 V_{DD} Rising




Figure 13 V_{DD} Falling during CPOR Pin Charge Operation




Figure 14 V_{DD} Falling during CWDT Pin Charge Operation

- *1. The CPOR pin voltage fall delay time (Δt) is sufficiently small compared to the reset time-out period (t_{RST}).
- *2. The time (Δt_{RST}) the CPOR pin voltage (V_{CPOR}) reaches the CPOR charge lower limit threshold (V_{CPL}) from 0 V is proportional to the adjustment capacitance for reset time-out period (C_{POR}). Thus, large C_{POR} results in large Δt_{RST} . Refer to "12. Initialization time (t_{INIT}) vs. Power supply voltage rise time (t_r)" in "■ Characteristics (Typical Data)".
- *3. CPOR pin voltage forced fall delay time (Δt_1) and the CWDT pin voltage forced fall delay time (Δt_2) is sufficiently small compared to t_{RST} in **Timing Diagram 2**.
- *4. Only the S-1411 Series

Remark V_{CPU} : C_{POR} charge upper limit threshold (1.25 V typ.), V_{CPL} : C_{POR} charge lower limit threshold (0.20 V typ.)
 V_{CWU} : C_{WDT} charge upper limit threshold (1.25 V typ.), V_{CWL} : C_{WDT} charge lower limit threshold (0.20 V typ.)

(5) Timing Diagram 4




Figure 15 Counter Reset due to V_{WEN}

(6) Timing Diagram 5




Figure 16 Watchdog Time-out Detection

- *1. CWDT pin voltage forced fall delay time (Δt) is sufficiently small compared to the watchdog time-out period (t_{WDU}).
- *2. The CWDT pin voltage rise delay time ($t_{iset} + \Delta t_{WDL}$) is sufficiently small (less than 1%) compared to t_{WDU} .
- *3. The delay time ($\Delta t + \Delta t_{WDL}$) from when the CPOR pin voltage (V_{CPOR}) falls to the CPOR charge lower limit threshold (V_{CPL}) to when the CWDT pin voltage (V_{CWDT}) reaches the CWDT charge lower limit threshold (V_{CWL}) is sufficiently small (less than 1%) compared to t_{WDU} .
- *4. The delay time ($\Delta t + \Delta t_{RST}$) from when V_{CWDT} falls to V_{CWL} to when V_{CPOR} reaches V_{CPL} is sufficiently small (less than 5%) compared to reset time-out period (t_{RST}).

Remark t_{iset} : Input setup time (less than 1 μs)

The time from when V_{WEN} exceeds V_{SH1} (t_{SH1}) to when the WDI pin is able to receive input signals (t_{acp}).

(7) Timing Diagram 6-1




Figure 17 V_{WDI} Rising Edge

(8) Timing Diagram 6-2




Figure 18 V_{WDI} Falling Edge

(9) Timing Diagram 6-3




Figure 19 V_{WDI} Both Rising and Falling Edges 1

(10) Timing Diagram 6-4





Figure 20 V_{WDI} Both Rising and Falling Edges 2

- *1. The delay time (Δt) from the WDI pin voltage (V_{WDI}) rising edge to the CWDT pin voltage (V_{CWDT}) rising start is sufficiently small (less than 1%) compared to t_{WDT} in **Timing Diagram 4** and **5**.
- *2. The delay time (Δt) from the V_{WDI} falling edge to the V_{CWDT} rising start is sufficiently small (less than 1%) compared to t_{WDT} in **Timing Diagram 4** and **5**.
- *3. The time (Δt_{WDL}) V_{CWDT} reaches V_{CWL} from 0 V is proportional to the adjustment capacitance for watchdog time-out period (C_{WDT}). Thus, large C_{WDT} results in large Δt_{WDL} .

(11) Timing Diagram 7-1



(12) Timing Diagram 7-2




Figure 21 Double Pulse Detection due to V_{WDI} Rising Edge Figure 22 Double Pulse Detection due to V_{WDI} Falling Edge

- *1. The delay time (Δt) from the V_{WDI} rising edge to the V_{CWDT} rising start is sufficiently small (less than 1%) compared to the watchdog double pulse detection time (t_{WDL}).
- *2. The time (Δt_{WDL}) V_{CWDT} reaches V_{CWL} from 0 V is proportional to C_{WDT} . Thus, large C_{WDT} results in large Δt_{WDL} .
 In window mode, a double pulse is detected during both periods of Δt_{WDL} and t_{WDL} .
- *3. The delay time (Δt) from the V_{WDI} rising edge to the V_{CPOR} rising start is sufficiently small (less than 1%) compared to t_{RST} in **Timing Diagram 2** and **5**.
- *4. The time (Δt_{RST}) V_{CPOR} reaches V_{CPL} from 0 V is proportional to C_{POR} . Thus, large C_{POR} results in large Δt_{RST} . Refer to "**12. Initialization time (t_{INIT}) vs. Power supply voltage rise time (t_r)**" in "**■ Characteristics (Typical Data)**".
- *5. Only the S-1411 Series
- *6. The delay time (Δt) from the V_{WDI} falling edge to the V_{CWDT} rising start is sufficiently small (less than 1%) compared to t_{WDL} .
- *7. The delay time (Δt) from the V_{WDI} falling edge to the V_{CPOR} rising start is sufficiently small (less than 1%) compared to t_{RST} in **Timing Diagram 2** and **5**.

(13) Timing Diagram 7-3




Figure 23 Double Pulse Detection due to V_{WDI} Both Rising and Falling Edges

(14) Timing Diagram 7-4




Figure 24 Double Pulse Non-detection due to V_{WDI} Both Rising and Falling Edges


- *1. The delay time (Δt) from the V_{WDI} rising edge to the V_{CWDT} rising start is sufficiently small (less than 1%) compared to t_{WDL} .
- *2. The time (Δt_{WDL}) V_{CWDT} reaches V_{CWL} from 0 V is proportional to C_{WDT} . Thus, large C_{WDT} results in large Δt_{WDL} . In window mode, a double pulse is detected during both periods of Δt_{WDL} and t_{WDL} .
- *3. The delay time (Δt) from the V_{WDI} falling edge to the V_{CPOR} rising start is sufficiently small (less than 1%) compared to t_{RST} in **Timing Diagram 2** and **5**.
- *4. The time (Δt_{RST}) V_{CPOR} reaches V_{CPL} from 0 V is proportional to C_{POR} . Thus, large C_{POR} results in large Δt_{RST} . Refer to "**12. Initialization time (t_{INIT}) vs. Power supply voltage rise time (t_r)**" in "**Characteristics (Typical Data)**".
- *5. Only the S-1411 Series
- *6. The delay time (Δt) from the V_{WDI} falling edge to the V_{CWDT} rising start is sufficiently small (less than 1%) compared to t_{WDL} in **Timing Diagram 4** and **5**.
- *7. The delay time (Δt) from the V_{WDI} rising edge to the V_{CWDT} rising start is sufficiently small (less than 1%) compared to t_{WDL} in **Timing Diagram 4** and **5**.
- *8. As indicated by the waveform illustrated with dashed lines, if V_{CWDT} does not fall to 0 V when the V_{WDI} rising or falling edge is input, Δt_{WDL} may approach 0. Similar phenomena may occur in **Timing Diagrams 6-1 to 6-4** and **Timing Diagram 7-1 to 7-3** as well.

■ Test Circuits

Refer to "■ Recommended Operation Conditions" when setting constants of external pull-up resistors (R_{extR} , R_{extW}) and external capacitors (C_{POR} , C_{WDT}).

1. S-1410 Series

(1) A / B / C / D / E / F type



(2) G / H / I / J / K / L type




Figure 25 Test Circuit 1





Figure 26 Test Circuit 2

(1) A / B / C / D / E / F type



(2) G / H / I / J / K / L type





Figure 27 Test Circuit 3

(1) A / B / C / D / E / F type



(2) G / H / I / J / K / L type




Figure 28 Test Circuit 4





Figure 29 Test Circuit 5

(1) A / B / C / D / E / F type



(2) G / H / I / J / K / L type




Figure 30 Test Circuit 6




Figure 31 Test Circuit 7





Figure 32 Test Circuit 8

(1) A / B / C / D / E / F type



(2) G / H / I / J / K / L type




Figure 33 Test Circuit 9





Figure 34 Test Circuit 10

2. S-1411 Series

(1) A / B / C / D / E / F type



(2) G / H / I / J / K / L type




Figure 35 Test Circuit 11





Figure 36 Test Circuit 12

(1) A / B / C / D / E / F type



(2) G / H / I / J / K / L type





Figure 37 Test Circuit 13

(1) A / B / C / D / E / F type



(2) G / H / I / J / K / L type




Figure 38 Test Circuit 14





Figure 39 Test Circuit 15

(1) A / B / C / D / E / F type



(2) G / H / I / J / K / L type




Figure 40 Test Circuit 16




Figure 41 Test Circuit 17




Figure 42 Test Circuit 18





Figure 43 Test Circuit 19

(1) A / B / C / D / E / F type



(2) G / H / I / J / K / L type




Figure 44 Test Circuit 20




Figure 45 Test Circuit 21





Figure 46 Test Circuit 22

(1) A / B / C / D / E / F type



(2) G / H / I / J / K / L type





Figure 47 Test Circuit 23

(1) A / B / C / D / E / F type



(2) G / H / I / J / K / L type





Figure 48 Test Circuit 24

■ Standard Circuits


1. S-1410 Series A / B / C / D / E / F type



- *1. Connect the adjustment capacitor for reset time-out period (C_{POR}) directly between the CPOR pin and the VSS pin.
- *2. Connect the adjustment capacitor for watchdog time-out period (C_{WDT}) directly between the CWDT pin and the VSS pin.
- *3. A capacitor of 100 pF to 1 μF can be used for C_{POR} and C_{WDT} . Even if the capacitance is within this range, cautions are still needed when the value is extremely large. Refer to "1. Low voltage operation when C_{POR} is extremely large" and "2. Relation between C_{POR} and C_{WDT} " in "■ Precautions for Use".

Figure 49

2. S-1410 Series G / H / I / J / K / L type




- *1. R_{extW} is an external pull-up resistor for the \overline{WDO} pin.
- *2. Connect the adjustment capacitor for reset time-out period (C_{POR}) directly between the CPOR pin and the VSS pin.
- *3. Connect the adjustment capacitor for watchdog time-out period (C_{WDT}) directly between the CWDT pin and the VSS pin.
- *4. A capacitor of 100 pF to 1 μF can be used for C_{POR} and C_{WDT} . Even if the capacitance is within this range, cautions are still needed when the value is extremely large. Refer to "1. Low voltage operation when C_{POR} is extremely large" and "2. Relation between C_{POR} and C_{WDT} " in "■ Precautions for Use".

Figure 50

Caution The above connection diagrams and constants will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constants.


3. S-1411 Series A / B / C / D / E / F type



- *1. Connect the adjustment capacitor for reset time-out period (C_{POR}) directly between the CPOR pin and the VSS pin.
- *2. Connect the adjustment capacitor for watchdog time-out period (C_{WDT}) directly between the CWDT pin and the VSS pin.
- *3. A capacitor of 100 pF to 1 μF can be used for C_{POR} and C_{WDT} . Even if the capacitance is within this range, cautions are still needed when the value is extremely large. Refer to "1. Low voltage operation when C_{POR} is extremely large" and "2. Relation between C_{POR} and C_{WDT} " in "■ Precautions for Use".

Figure 51

4. S-1411 Series G / H / I / J / K / L type



- *1. R_{extW} is an external pull-up resistor for the \overline{WDO} pin.
- *2. R_{extR} is an external pull-up resistor for the \overline{RST} pin.
- *3. Connect the adjustment capacitor for reset time-out period (C_{POR}) directly between the CPOR pin and the VSS pin.
- *4. Connect the adjustment capacitor for watchdog time-out period (C_{WDT}) directly between the CWDT pin and the VSS pin.
- *5. A capacitor of 100 pF to 1 μF can be used for C_{POR} and C_{WDT} . Even if the capacitance is within this range, cautions are still needed when the value is extremely large. Refer to "1. Low voltage operation when C_{POR} is extremely large" and "2. Relation between C_{POR} and C_{WDT} " in "■ Precautions for Use".

Figure 52

Caution The above connection diagrams and constants will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constants.

■ Operations

1. Voltage detector circuit

1.1 Basic operation

- (1) When the power supply voltage (V_{DD}) is release voltage ($+V_{DET}$) of the detector or higher, the Nch transistor (N2) is turned off and "H" is output to the \overline{RST} pin. Since the Pch transistor (P1) is turned on, the input voltage to the comparator (C1) is $\frac{R_B \cdot V_{DD}}{R_A + R_B}$.
- (2) Even if V_{DD} decreases to $+V_{DET}$ or lower, "H" is output to the \overline{RST} pin when V_{DD} is the detection voltage ($-V_{DET}$) or higher. When V_{DD} decreases to $-V_{DET}$ (point A in **Figure 54**) or lower, N2 which is controlled by C1 is turned on, and then "L" is output to the \overline{RST} pin. At this time, P1 is turned off, and the input voltage to C1 is $\frac{R_B \cdot V_{DD}}{R_A + R_B + R_C}$.
- (3) If V_{DD} further decreases to the IC's minimum operation voltage or lower, the \overline{RST} pin output is "H".
- (4) When V_{DD} increases to the IC's minimum operation voltage or higher, "L" is output to the \overline{RST} pin. In addition, even if V_{DD} exceeds $-V_{DET}$, the output is "L" when V_{DD} is lower than $+V_{DET}$.
- (5) When V_{DD} increases to $+V_{DET}$ (point B in **Figure 54**) or higher, N2 is turned off, and "H" is output to the \overline{RST} pin after elapse of $t_{INIT} + t_{RST}$.





Figure 53 Operation of Voltage Detector Circuit




*1. Only the S-1411 Series

Figure 54 Timing Chart of Voltage Detector Circuit

1.2 From power-on to reset release

The S-1410/1411 Series initiates the initialization if the VDD pin voltage exceeds the release voltage (+V_{DET}). The charge-discharge operation to the CPOR pin is initiated after the passage of the initialization time (t_{INIT}), and the \overline{WDO} pin output and the \overline{RST} pin output change from "L" to "H" after the operation is performed 4 times. Refer to **Figure 55**.

t_{INIT} changes according to the power supply voltage rise time (t_r). Refer to "12. Initialization time (t_{INIT}) vs. Power supply voltage rise time (t_r)" in "■ Characteristics (Typical Data)" for the relation between t_{INIT} and t_r.




*1. Only the S-1411 Series

Figure 55

1.3 Operation of low voltage detection

The voltage detection circuit detects a low voltage if the power supply voltage falls below the detection voltage, and then "L" is output from the \overline{WDO} pin and the \overline{RST} pin (only the S-1411 Series). The output is maintained until the charge-discharge operation of the CPOR pin is performed 4 times.

The S-1410/1411 Series can detect a low voltage even if either the CPOR pin or the CWDT pin performs the charge-discharge operation. In this case, no influence is exerted on the status of the WEN pin or the \overline{W} / T pin.



*1. Only the S-1411 Series


Figure 56

2. Watchdog timer

2.1 Watchdog mode (only S-1410 Series)

2.1.1 Time-out mode (\overline{W} / T pin = "H")

The S-1410 Series detects an abnormality when not inputting an edge to the WDI pin during the watchdog time-out period (t_{WDU}). And then "L" is output from the \overline{WDO} pin.




*1. Only the S-1410 Series

Figure 57 Abnormality Detection during Time-out Mode

2.1.2 Window mode (\overline{W} / T pin = "L")

When not inputting an edge to the WDI pin during t_{WDU} , or when an edge is input to the WDI pin again within a specific period of time (the discharge time due to an edge detection + 1 charge-discharge time (t_{WDL})) after inputting an edge to the WDI pin, the \overline{WDO} pin output changes from "H" to "L".



*1. Only the S-1410 Series


Figure 58 Abnormality Detection during Window Mode

2.2 From reset release to initiation of charge-discharge operation to CWDT pin

The charge-discharge operation to the CWDT pin differs depending on the status of the WEN pin at the reset release.

2.2.1 When WEN pin is in Enable at reset release

Since the watchdog timer is in Enable, the S-1410/1411 Series initiates the charge-discharge operation to the CWDT pin.




*1. Only the S-1411 Series

Figure 59 WEN Pin = "H"

2.2.2 When WEN pin is in Disable at reset release

Since the watchdog timer is in Disable after the CPOR pin performs the charge-discharge operation 4 times, the S-1410/1411 Series does not initiate the charge-discharge operation to the CWDT pin. If the input to the WEN pin changes to "H" in this status, the S-1410/1411 Series initiates the charge-discharge operation to the CWDT pin.




*1. Only the S-1411 Series

Figure 60 WEN Pin = "L" → "H"

2.3 Watchdog time-out detection

The watchdog timer detects a time-out after the charge-discharge operation to the CWDT pin is performed 32 times, then the \overline{WDO} pin output changes from "H" to "L".




*1. Only the S-1411 Series

Figure 61

2.4 Internal counter reset due to edge

When the WDI pin detects an edge during the charge-discharge operation to the CWDT pin, the internal counter which counts the number of times of the charge-discharge operation is reset. The CWDT pin initiates the discharge operation when an edge is detected and initiates the charge-discharge operation again after the discharge operation is completed.


2.4.1 Counter reset due to rising edge (S-141xAxx, S-141xDxx, S-141xGxx, S-141xJxx)



*1. Only the S-1411 Series

Figure 62


2.4.2 Counter reset due to falling edge
 (S-141xBxx, S-141xExx, S-141xHxx, S-141xKxx)



*1. Only the S-1411 Series

Figure 63


2.4.3 Counter reset due to both rising and falling edges 1
 (S-141xCxx, S-141xFxx, S-141xLxx, S-141xLxx)



*1. Only the S-1411 Series

Figure 64

2.4.4 Counter reset due to both rising and falling edges 2
 (S-141xCxx, S-141xFxx, S-141xLxx, S-141xLxx)



*1. Only the S-1411 Series


Figure 65

2.5 Watchdog double pulse detection (only during window mode)

If an edge is input to the WDI pin again within a specific period of time (the discharge time due to an edge detection + 1 charge-discharge time (t_{WDL})) after inputting an edge to the WDI pin when the S-1410/1411 Series is in the window mode, the \overline{WDO} pin output changes from "H" to "L".

When the watchdog timer goes to Disable due to a change of the WEN pin ("H" → "L" → "H") after inputting an edge to the WDI pin, the \overline{WDO} pin continues outputting "H" even if an edge is input to the WDI pin within the specific period of time mentioned above.


2.5.1 Double pulse detection due to rising edge
 (S-141xAxx, S-141xDxx, S-141xGxx, S-141xJxx)



*1. Only the S-1411 Series

Figure 66

2. 5. 2 Double pulse detection due to falling edge
 (S-141xBxx, S-141xExx, S-141xHxx, S-141xKxx)




*1. Only the S-1411 Series

Figure 67

2. 5. 3 Double pulse detection due to both rising and falling edges
 (S-141xCxx, S-141xFxx, S-141xLxx, S-141xLxx)

The double pulse is detected only when edges are input in order of rising and falling.

(1) When edges are input to WDI pin in order of rising and falling




*1. Only the S-1411 Series

Figure 68 Double Pulse Detection

(2) When edges are input to WDI pin in order of falling and rising

In this case, no double pulse is detected, but the counter is reset.




*1. Only the S-1411 Series

Figure 69 Double Pulse Non-detection

2.6 Counter reset due to WEN pin during charge-discharge operation to CWDT pin

When the WEN pin changes from "H" to "L" during the charge-discharge operation to the CWDT pin, the CWDT pin performs the discharge operation. In addition, the internal counter which counts the number of times of the charge-discharge operation for the CWDT pin is also reset.

If the WEN pin changes to "H" again in this status, the CWDT pin initiates the charge-discharge operation.



*1. Only the S-1411 Series


Figure 70

■ **Precautions for Use**

A capacitor of 100 pF to 1 μF can be used for the adjustment capacitor for reset time-out period (C_{POR}) and the adjustment capacitor for watchdog time-out period (C_{WDT}). Even if the capacitance is within this range, cautions are still needed when the value is extremely large.

1. Low voltage operation when C_{POR} is extremely large

When the S-1410/1411 Series detects a low voltage during the C_{POR} charge-discharge operation, it will take time for the C_{POR} discharge operation to be performed if C_{POR} is extremely large. Therefore, the discharge operation may not be completed by the time the power supply voltage (V_{DD}) exceeds the release voltage (+V_{DET}). In this case, since the charge-discharge operation is performed after the discharge operation is completed, a delay time of the same length as the C_{POR} discharge operation time occurs by the time the reset time-out period (t_{RST}) count starts.




- *1. When the capacitance is sufficiently small.
- *2. When the capacitance is extremely large.
- *3. Delay time of the same length as the C_{POR} discharge operation time

Figure 71

2. Relation between C_{POR} and C_{WDT}

Select a capacitor which satisfies the following expression for C_{POR} and C_{WDT}. When this condition is not satisfied, the S-1410/1411 Series may not complete the C_{WDT} discharge operation after a double pulse detection. Unless the C_{WDT} discharge operation has been completed, the S-1410/1411 Series will not be able to initiate the next charge-discharge operation even if t_{RST} has elapsed. For this reason, a delay time of the same length as the C_{WDT} discharge operation time occurs by the time the watchdog time-out period (t_{WDU}) count starts.

$$C_{WDT} / C_{POR} \leq 600$$



- *1. When C_{WDT} / C_{POR} ≤ 600.
- *2. When C_{WDT} / C_{POR} > 600.
- *3. Delay time of the same length as the C_{WDT} discharge operation time

Figure 72

3. Re-applying power supply

If the power supply voltage (V_{DD}) falls to 0.9 V or lower, a standby status for 20 μs is required by the time low voltage detection is released in order for the discharge operation of internal circuit to be performed fully. If an appropriate amount of time is not secured for the standby status to be completed by the time the power supply is re-applied, the initialization start will be delayed. For this reason, a delay time of the same length as the time until the standby status has been completed occurs by the time the t_{RST} count starts after the power supply rises.

3.1 If the time from when V_{DD} falls below 0.9 V to when it rises again is longer than 20 μs





Figure 73

3.2 If the time from when V_{DD} falls below 0.9 V to when it rises again is shorter than 20 μs




*1. Delay time of the same length as the time until standby status at power-on has been completed

Figure 74

4. Low voltage detection at instantaneous voltage drop

In the S-1410/1411 Series, when the period of $0.9\text{ V} \leq V_{DD} \leq -V_{DET}$ is shorter than $20\ \mu\text{s}$, the $\overline{\text{WDO}}$ pin and the $\overline{\text{RST}}$ pin may not output a low voltage detection signal. Even in this case, the S-1410/1411 Series carries out the charge-discharge operation for C_{POR} in the same manner at power-on. For this reason, a delay time of the same length as the C_{POR} charge-discharge operation time occurs by the time the t_{WDT} count starts after the power supply rises.



- *1. Delay time of the same length as the C_{POR} discharge operation time ($t_{INIT} + t_{RST}$)
- *2. Only the S-1411 Series



Figure 75

■ Precautions



- Since input pins (the $\overline{\text{WEN}}$ pin, the $\overline{\text{WDI}}$ pin and the $\overline{\text{W}} / \text{T}$ pin) in the S-1410/1411 Series are CMOS configurations, make sure that an intermediate potential is not input when the S-1410/1411 Series operates.
- Since the $\overline{\text{WDO}}$ pin and the $\overline{\text{RST}}$ pin are affected by external resistance and external capacitance, use the S-1410/1411 Series after performing thorough evaluation with the actual application.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

■ Characteristics (Typical Data)



1. Current consumption during watchdog timer stop (I_{SS2}) vs. Input voltage (V_{DD})
2. Current consumption during watchdog timer operation (I_{SS1}) vs. Input voltage (V_{DD})





3. Current consumption during watchdog timer operation (I_{SS1}) vs. Temperature (T_a)
4. Detection voltage ($-V_{DET}$), Release voltage ($+V_{DET}$) vs. Temperature (T_a)




5. Reset time-out period (t_{RST}) vs. Temperature (T_a)
6. Watchdog time-out period (t_{WDU}) vs. Temperature (T_a)




7. Reset output delay time (t_{ROUT}) vs. Temperature (T_a)
8. Watchdog output delay time (t_{WOUT}) vs. Temperature (T_a)




9. Reset time-out period (t_{RST}) vs. C_{POR}




10. Watchdog time-out period (t_{WDU}) vs. C_{WDT}



11. Nch driver output current (I_{WOUT}) vs. Input voltage (V_{DD})




12. Initialization time (t_{INIT}) vs. Power supply voltage rise time (t_r)




■ Power Dissipation

TMSOP-8



Board	Power Dissipation (P_D)
A	0.63 W
B	0.75 W
C	–
D	–
E	–

HSNT-8(2030)




Board	Power Dissipation (P_D)
A	0.55 W
B	0.74 W
C	2.50 W
D	2.38 W
E	3.13 W

TMSOP-8 Test Board


(1) Board A

 IC Mount Area



Item	Specification	
Size [mm]	114.3 x 76.2 x t1.6	
Material	FR-4	
Number of copper foil layer	2	
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	-
	3	-
	4	74.2 x 74.2 x t0.070
Thermal via	-	


(2) Board B




Item	Specification	
Size [mm]	114.3 x 76.2 x t1.6	
Material	FR-4	
Number of copper foil layer	4	
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via	-	

No. TMSOP8-A-Board-SD-1.0

HSNT-8(2030) Test Board


 IC Mount Area

(1) Board A




Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		2
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	-
	3	-
	4	74.2 x 74.2 x t0.070
Thermal via		-

(2) Board B



Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		4
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via		-

(3) Board C




Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		4
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via		Number: 4 Diameter: 0.3 mm




enlarged view

No. HSNT8-A-Board-SD-2.0

HSNT-8(2030) Test Board

 IC Mount Area

(4) Board D




Item	Specification	
Size [mm]	114.3 x 76.2 x t1.6	
Material	FR-4	
Number of copper foil layer	4	
Copper foil layer [mm]	1	Pattern for heat radiation: 2000mm ² t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via	-	



enlarged view

(5) Board E




Item	Specification	
Size [mm]	114.3 x 76.2 x t1.6	
Material	FR-4	
Number of copper foil layer	4	
Copper foil layer [mm]	1	Pattern for heat radiation: 2000mm ² t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via	Number: 4 Diameter: 0.3 mm	






enlarged view

No. HSNT8-A-Board-SD-2.0




No. FM008-A-P-SD-1.2

TITLE	TMSOP8-A-PKG Dimensions
No.	FM008-A-P-SD-1.2
ANGLE	
UNIT	mm
ABLIC Inc.	




No. FM008-A-C-SD-2.0

TITLE	TMSOP8-A-Carrier Tape
No.	FM008-A-C-SD-2.0
ANGLE	
UNIT	mm
ABLIC Inc.	




Enlarged drawing in the central part



No. FM008-A-R-SD-1.0




TITLE	TMSOP8-A-Reel		
No.	FM008-A-R-SD-1.0		
ANGLE		QTY.	4,000
UNIT	mm		
ABLIC Inc.			



\ast The heat sink of back side has different electric potential depending on the product.
 Confirm specifications of each product.
 Do not use it as the function of electrode.

No. PP008-A-P-SD-2.0


TITLE	HSNT-8-A-PKG Dimensions
No.	PP008-A-P-SD-2.0
ANGLE	
UNIT	mm
ABLIC Inc.	




Feed direction

No. PP008-A-C-SD-1.0

TITLE	HSNT-8-A-Carrier Tape
No.	PP008-A-C-SD-1.0
ANGLE	
UNIT	mm
ABLIC Inc.	




Enlarged drawing in the central part



No. PP008-A-R-SD-1.0

TITLE	HSNT-8-A-Reel		
No.	PP008-A-R-SD-1.0		
ANGLE		QTY.	5,000
UNIT	mm		
ABLIC Inc.			



No. PP008-A-L-SD-1.0

TITLE	HSNT-8-A -Land Recommendation
No.	PP008-A-L-SD-1.0
ANGLE	
UNIT	mm
ABLIC Inc.	

Disclaimers (Handling Precautions)

1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

2.4-2019.07