

SPC56EL70L3, SPC56EL70L5, SPC564L70L3, SPC564L70L5

32-bit Power Architecture[®]microcontroller for automotive SIL3/ASILD chassis and safety applications



Features

- High-performance e200z4d dual core
 - 32-bit Power Architecture[®] technology CPU
 - Core frequency as high as 120 MHz
 - Dual issue five-stage pipeline core
 - Variable Length Encoding (VLE)
 - Memory Management Unit (MMU)
 - 4 KB instruction cache with error detection code
 - Signal Processing Engine (SPE)
- Memory available
 - 2 MB flash memory with ECC
 - 192 KB on-chip SRAM with ECC
 - Built-in RWW capabilities for EEPROM emulation
- SIL3/ASILD innovative safety concept: Lock step mode and Fail-safe protection
 - Sphere of Replication (SoR) for key components (such as CPU core, eDMA, crossbar switch)
 - Fault Collection and Control Unit (FCCU)
 - Redundancy Control and Checker Unit (RCCU) on outputs of the SoR connected to FCCU
 - Boot-time Built-In Self-Test for Memory (MBIST) and Logic (LBIST) triggered by hardware
 - Boot-time Built-In Self-Test for ADC and flash memory triggered by software
 - Replicated safety enhanced watchdog

Datasheet - production data

- Replicated junction temperature sensor
- Non Maskable Interrupt (NMI)
- 16-region Memory Protection Unit (MPU)
- Clock Monitoring Units (CMU)
- Power Management Unit (PMU)
- Cyclic Redundancy Check (CRC) unit
- Decoupled Parallel mode for high performance use of replicated cores
- Nexus Class 3+ interface
- Interrupts
 - Replicated 16-priority controller
 - Replicated 16-channel eDMA controller
- GPIOs individually programmable as input, output or special function
- Three 6-channel general-purpose eTimer units
- 2 FlexPWM units: Four 16-bit channels per module
- Communications interfaces
 - 2 LINFlexD channels
 - 3 DSPI channels with automatic chip select generation
 - 3 FlexCAN interfaces (2.0B Active) with 32 message objects
 - FlexRay module (V2.1 Rev. A) with 2 channels, 64 message buffers and data rates up to 10 Mbit/s
- Two 12-bit Analog-to-digital Converters (ADC)
 - 16 input channels
 - Programmable Cross Triggering Unit (CTU) to synchronize ADCs conversion with timer and PWM
- Sine wave generator (D/A with low pass filter)
- On-chip CAN/UART/FlexRay Bootstrap loader
- Single 3.0 V to 3.6 V voltage supply
- Ambient temperature range -40 °C to 125 °C
- Junction temperature range –40 °C to 150 °C

This is information on a product in full production.

Contents

1	Intro	duction	7
	1.1	Docume	ent overview
	1.2	Descrip	tion
	1.3	Device	comparison
	1.4	Block d	iagram
	1.5	Feature	e details
		1.5.1	High-performance e200z4d core
		1.5.2	Crossbar switch (XBAR)
		1.5.3	Memory protection unit (MPU)
		1.5.4	Enhanced direct memory access (eDMA)
		1.5.5	On-chip flash memory with ECC
		1.5.6	On-chip SRAM with ECC
		1.5.7	Platform flash memory controller
		1.5.8	Platform static RAM controller (SRAMC)
		1.5.9	Memory subsystem access time
		1.5.10	Error correction status module (ECSM) 16
		1.5.11	Peripheral bridge (PBRIDGE)
		1.5.12	Interrupt controller (INTC)17
		1.5.13	System clocks and clock generation
		1.5.14	Frequency-Modulated Phase-Locked Loop (FMPLL)
		1.5.15	Main oscillator
		1.5.16	Internal reference clock (RC) oscillator
		1.5.17	Clock, reset, power, mode and test control modules (MC_CGM, MC_RGM, MC_PCU, and MC_ME)
		1.5.18	Periodic interrupt timer module (PIT) 19
		1.5.19	System timer module (STM) 20
		1.5.20	Software watchdog timer (SWT) 20
		1.5.21	Fault collection and control unit (FCCU)
		1.5.22	System Integration Unit Lite (SIUL)
		1.5.23	Non-maskable interrupt (NMI)21
		1.5.24	Boot assist module (BAM)
		1.5.25	System status and configuration module (SSCM)
		1.5.26	FlexCAN
		1.5.27	FlexRay



		1.5.28	Serial communication interface module (LINFlexD)	. 24
		1.5.29	Deserial serial peripheral interface (DSPI)	. 25
		1.5.30	FlexPWM	. 25
		1.5.31	eTimer module	. 27
		1.5.32	Sine wave generator (SWG)	. 27
		1.5.33	Analog-to-Digital converter module (ADC)	. 28
		1.5.34	Cross triggering unit (CTU)	. 28
		1.5.35	Cyclic redundancy checker (CRC) unit	. 29
		1.5.36	Redundancy control and checker unit (RCCU)	. 29
		1.5.37	Junction temperature sensor	. 30
		1.5.38	Nexus port controller (NPC)	. 30
		1.5.39	IEEE 1149.1 JTAG controller (JTAGC)	. 31
		1.5.40	Voltage regulator / power management unit (PMU)	. 31
		1.5.41	Built-In self-test (BIST) capability	. 32
2	Pack	age pino	uts and signal descriptions	33
	2.1	Package	pinouts	33
	2.2	Supply p	ins	54
	2.3	System	pins	56
	2.4	Pin muxi	ng	57
3	Elect	rical cha	racteristics	74
	3.1	Introduct	ion	74
	3.2	Absolute	maximum ratings	74
	3.3		nended operating conditions	
	3.4		ing capacitors	
	3.5		characteristics	
		3.5.1	General notes for specifications at maximum junction temperature	. 79
	3.6		agnetic Interference (EMI) characteristics	
	3.7		atic discharge (ESD) characteristics	
	3.8		ch-up (LU)	
	3.9		regulator electrical characteristics	
	3.10	•	urrent characteristics	
	3.11		ture sensor electrical characteristics	
	3.12		cillator electrical characteristics	
	- · · -		······································	



3.13	FMPLL	electrical characteristics	92
3.14	16 MHz	z RC oscillator electrical characteristics	93
3.15	ADC el	lectrical characteristics	93
	3.15.1	Input Impedance and ADC Accuracy	94
3.16	Flash n	nemory electrical characteristics	99
3.17	SWG e	electrical characteristics	101
3.18	AC spe	ecifications	101
	3.18.1	Pad AC specifications	101
3.19	Reset s	sequence	102
	3.19.1	Reset sequence duration	102
	3.19.2	Reset sequence description	103
	3.19.3	Reset sequence trigger mapping	105
	3.19.4	Reset sequence — start condition	106
	3.19.5	External watchdog window	108
3.20	AC timi	ing characteristics	108
	3.20.1	RESET pin characteristics	108
	3.20.2	WKUP/NMI timing	110
	3.20.3	IEEE 1149.1 JTAG interface timing	110
	3.20.4	Nexus timing	112
	3.20.5	External interrupt timing (IRQ pin)	114
	3.20.6	DSPI timing	115
Pack	age cha	aracteristics	121
4.1	ECOPA	ACK®	121
4.2	Packag	ge mechanical data	121
Orde	ring info	ormation	125
Revis	sion his	story	126



4

5

6

List of tables

Table 1.	SPC56XL70/SPC56X64 device summary	. 8
Table 2.	Platform memory access time summary.	
Table 3.	LQFP100 pin function summary	34
Table 4.	LQFP144 pin function summary	42
Table 5.	Supply pins	54
Table 6.	System pins	56
Table 7.	Pin muxing	57
Table 8.	Absolute maximum ratings	74
Table 9.	Recommended operating conditions (3.3 V)	75
Table 10.	Decoupling capacitors	76
Table 11.	Thermal characteristics for LQFP100 package	79
Table 12.	Thermal characteristics for LQFP144 package	79
Table 13.	EMI configuration summary	81
Table 14.	EMI emission testing specifications	82
Table 15.	ESD ratings	82
Table 16.	Latch-up results	83
Table 17.	Recommended operating characteristics	83
Table 18.	Voltage regulator electrical specifications.	84
Table 19.	DC electrical characteristics	
Table 20.	Current consumption characteristics	88
Table 21.	Temperature sensor electrical characteristics	
Table 22.	Main oscillator electrical characteristics	91
Table 23.	FMPLL electrical characteristics	
Table 24.	RC oscillator electrical characteristics	93
Table 25.	ADC conversion characteristics	
Table 26.	Flash memory program and erase electrical specifications	
Table 27.	Flash memory timing	
Table 28.	Flash memory module life	
Table 29.	SPC56XL70 SWG Specifications 1	
Table 30.	Pad AC specifications (3.3 V, IPP_HVE = 0) 1	
Table 31.	RESET sequences 1	103
Table 32.	Reset sequence trigger — Reset sequence 1	
Table 33.	Voltage thresholds 1	
Table 34.	RESET electrical characteristics 1	
Table 35.	WKUP/NMI glitch filter 1	
Table 36.	JTAG pin AC electrical characteristics 1	
Table 37.	Nexus debug port timing1	
Table 38.	External interrupt timing 1	114
Table 39.	DSPI timing1	
Table 40.	LQFP100 mechanical data 1	
Table 41.	LQFP144 mechanical data 1	
Table 42.	Revision history	126



List of figures

Figure 1.	SPC56EL70 block diagram
Figure 2.	SPC56XL70 LQFP100 package
Figure 3.	SPC56XL70 LQFP144 pinout (top view)
Figure 4.	Decoupling capacitors
Figure 5.	BCP68 board schematic example
Figure 6.	Crystal oscillator and resonator connection scheme
Figure 7.	Main oscillator electrical characteristics
Figure 8.	ADC characteristics and error definitions
Figure 9.	Input Equivalent Circuit
Figure 10.	Transient Behavior during Sampling Phase
Figure 11.	Spectral representation of input signal
Figure 12.	Pad output delay
Figure 13.	Destructive Reset Sequence, BIST enabled
Figure 14.	Destructive Reset Sequence, BIST disabled 104
Figure 15.	External Reset Sequence Long, BIST enabled 104
Figure 16.	Functional Reset Sequence Long
Figure 17.	Functional Reset Sequence Short
Figure 18.	Reset sequence start for destructive resets 107
Figure 19.	Reset sequence start via RESET assertion 107
Figure 20.	Reset sequence - External watchdog trigger window position
Figure 21.	Start-up reset requirements
Figure 22.	Noise filtering on reset signal 109
Figure 23.	JTAG test clock input timing 110
Figure 24.	JTAG test access port timing 111
Figure 25.	JTAG boundary scan timing 112
Figure 26.	Nexus output timing
Figure 27.	Nexus DDR Mode output timing 113
Figure 28.	Nexus TDI, TMS, TDO timing 114
Figure 29.	External interrupt timing 115
Figure 30.	DSPI classic SPI timing — master, CPHA = 0 116
Figure 31.	DSPI classic SPI timing — master, CPHA = 1 117
Figure 32.	DSPI classic SPI timing — slave, CPHA = 0 117
Figure 33.	DSPI classic SPI timing — slave, CPHA = 1 118
Figure 34.	DSPI modified transfer format timing — master, CPHA = 0
Figure 35.	DSPI modified transfer format timing — master, CPHA = 1
Figure 36.	DSPI modified transfer format timing – slave, CPHA = 0
Figure 37.	DSPI modified transfer format timing — slave, CPHA = 1 120
Figure 38.	DSPI PCS strobe (PCSS) timing 120
Figure 39.	LQFP100 package mechanical drawing 121
Figure 40.	LQFP144 package mechanical drawing 123
Figure 41.	Commercial product code structure 125



1 Introduction

1.1 Document overview

This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the devices.

This document provides electrical specifications, pin assignments, and package diagrams for the SPC56EL70x/SPC564L70x series of microcontroller units (MCUs). For functional characteristics, see the SPC56XL70 Microcontroller Reference Manual. For use of the SPC56XL70 in a fail-safe system according to safety standard ISO26262, see the Safety Application Guide for SPCEL70.

1.2 Description

The SPC56EL70x/SPC564L70x series microcontrollers are system-on-chip devices that are built on Power Architecture technology and contain enhancements that improve the architecture's fit in embedded applications, include additional instruction support for digital signal processing (DSP) and integrate technologies such as an enhanced time processor unit, enhanced queued analog-to-digital converter, Controller Area Network, and an enhanced modular input-output system.

The SPC56EL70x/SPC564L70x family of 32-bit microcontrollers is the latest achievement in integrated automotive application controllers. It belongs to an expanding range of automotive-focused products designed to address electrical hydraulic power steering (EHPS), electric power steering (EPS) and airbag applications. The advanced and cost-efficient host processor core of the SPC56XL70 automotive controller family complies with the Power Architecture embedded category. It operates at speeds as high as 120 MHz and offers high-performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users' implementations.



1.3 Device comparison

	Table 1. SPC56XL70/SPC56X64 device summary						
I	Feature	SPC56EL64	SPC56EL70	SPC564L64	SPC564L70		
	Туре	2 × e200z4 (in lock-step or decoupled operation)	2 × e200z4 (in lock-step or decoupled operation)	1 × e200z4	1 × e200z4		
	Architecture	Harvard					
	Execution speed		0–120 Mł	Iz (+2% FM)			
	DMIPS intrinsic performance		>24) MIPS			
	SIMD (DSP + FPU)		,	Yes			
CPU	MMU	16 entry					
	Instruction set PPC	Yes					
	Instruction set VLE	Yes					
	Instruction cache	4 KB, EDC					
	MPU-16 regions	Yes, replicated module					
	Semaphore unit (SEMA4)	Yes					
Core bus		AHB, 32-bit address, 64-bit data					
Buses	Internal periphery bus	32-bit address, 32-bit data					
Crossbar	Master × slave ports	Lock Step Mode: 4 × 3 Decoupled Parallel Mode: 6 × 3					
Momony	Code/data flash	1.5 MB, ECC, RWW	2 MB, ECC, RWW	1.5 MB, ECC, RWW	2 MB, ECC, RWW		
Memory	Static RAM (SRAM)	160 KB, ECC	192 KB, ECC	160 KB, ECC	192 KB, ECC		

Table 1. SPC56XL70/SPC56X64 device summary



Feature		SPC56EL64	SPC56EL70	SPC564L64	SPC564L70	
	Interrupt Controller (INTC)	16 interrupt levels, replicated module				
	Periodic Interrupt Timer (PIT)	1 × 4 channels				
	System Timer Module (STM)		1 × 4 channels,	< 4 channels, replicated module		
	Software Watchdog Timer (SWT)		Yes, replic	cated module		
	eDMA		16 channels, r	eplicated module		
	FlexRay	1 × 64 message buffers, dual channel				
	FlexCAN	3 × 32 message buffers				
Modules	LINFlexD (UART and LIN with DMA support)	2				
	Clock out		,	Yes		
	Fault Collection and Control Unit (FCCU)			Yes		
	Cross Triggering Unit (CTU)			Yes		
	eTimer		3 × 6 channels ⁽¹⁾			
	FlexPWM		2 Module 4 × (2 + 1) channels ⁽²⁾		
	Analog-to- Digital Converter (ADC)	2 × 12-bit ADC, 16 channels per ADC (3 internal, 4 shared and 9 external)				
	Sine Wave Generator (SWG)	32 point				

Table 1. SPC56XL70/SPC56X64 device summary (continued)



F	Feature	SPC56EL64	SPC56EL70	SPC564L64	SPC564L70		
	Deserial Serial Peripheral Interface (DSPI)	3 × DSPI as many as 8 chip selects					
Modules (cont.)	Cyclic Redundancy Checker (CRC) unit		Yes				
	Junction temperature sensor (TSENS)		Yes, replicated module				
	Digital I/Os		2	≥ 16			
	Device power supply			passable ballast transistor not needed for bare			
Supply	Analog reference voltage	3.0 V – 3.6 V and 4.5 V – 5.5 V					
	Frequency- modulated phase-locked loop (FMPLL)	2					
Clocking	Internal RC oscillator	16 MHz					
	External crystal oscillator	4 – 40 MHz					
Debug	Nexus		Le	vel 3+			
Package s	LQFP	100 pins 144 pins					
	Temperature range (junction)	–40 to 150 $^{\circ}$ C					
Temperat ure	Ambient temperature range using external ballast transistor (LQFP)	–40 to 125 °C					

Table 1. SPC56XL70/SPC56X64 device summary (continued)

1. The third eTimer is not connected to any pins on the package. Its usage is confined internally to the device.

2. The second FlexPWM is not connected to any pins on the package. Its usage is confined internally to the device.



1.4 Block diagram

Figure 1 shows a top-level block diagram of the SPC56EL70x/SPC564L70x device.







DocID023953 Rev 5

1.5 Feature details

1.5.1 High-performance e200z4d core

The e200z4d Power Architecture[®] core provides the following features:

- 2 independent execution units, both supporting fixed-point and floating-point operations
- Dual issue 32-bit Power Architecture technology compliant
 - 5-stage pipeline (IF, DEC, EX1, EX2, WB)
 - In-order execution and instruction retirement
- Full support for Power Architecture instruction set and Variable Length Encoding (VLE)
 - Mix of classic 32-bit and 16-bit instruction allowed
 - Optimization of code size possible
- Thirty-two 64-bit general purpose registers (GPRs)
- Harvard bus (32-bit address, 64-bit data)
 - I-Bus interface capable of one outstanding transaction plus one piped with no waiton-data return
 - D-Bus interface capable of two transactions outstanding to fill AHB pipe
- I-cache and I-cache controller
 - 4 KB, 256-bit cache line (programmable for 2- or 4-way)
- No data cache
- 16-entry MMU
- 8-entry branch table buffer
- Branch look-ahead instruction buffer to accelerate branching
- Dedicated branch address calculator
- 3 cycles worst case for missed branch
- Load/store unit
 - Fully pipelined
 - Single-cycle load latency
 - Big- and little-endian modes supported
 - Misaligned access support
 - Single stall cycle on load to use
- Single-cycle throughput (2-cycle latency) integer 32 × 32 multiplication
- 4 14 cycles integer 32 × 32 division (average division on various benchmark of nine cycles)
- Single precision floating-point unit
 - 1 cycle throughput (2-cycle latency) floating-point 32 × 32 multiplication
 - Target 9 cycles (worst case acceptable is 12 cycles) throughput floating-point 32 × 32 division
 - Special square root and min/max function implemented
- Signal processing support: APU-SPE 1.1
 - Support for vectorized mode: as many as two floating-point instructions per clock
- Vectored interrupt support
- Reservation instruction to support read-modify-write constructs



• Extensive system development and tracing support via Nexus debug port

1.5.2 Crossbar switch (XBAR)

The XBAR multi-port crossbar switch supports simultaneous connections between four master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width.

The crossbar allows four concurrent transactions to occur from any master port to any slave port, although one of those transfers must be an instruction fetch from internal flash memory. If a slave port is simultaneously requested by more than one master port, arbitration logic selects the higher priority master and grants it ownership of the slave port. All other masters requesting that slave port are stalled until the higher priority master completes its transactions.

The crossbar provides the following features:

- 4 masters and 3 slaves supported per each replicated crossbar
 - Masters allocation for each crossbar: e200z4d core with two independent bus interface units (BIU) for I and D access (2 masters), one eDMA, one FlexRay
 - Slaves allocation for each crossbar: a redundant flash-memory controller with 2 slave ports to guarantee maximum flexibility to handle Instruction and Data array, one redundant SRAM controller with 1 slave port each and 1 redundant peripheral bus bridge
- 32-bit address bus and 64-bit data bus
- Programmable arbitration priority
 - Requesting masters can be treated with equal priority and are granted access to a slave port in round-robin method, based upon the ID of the last master to be granted access or a priority order can be assigned by software at application run time
- Temporary dynamic priority elevation of masters

The XBAR is replicated for each processing channel.

1.5.3 Memory protection unit (MPU)

The Memory Protection Unit splits the physical memory into 16 different regions. Each master (eDMA, FlexRay, CPU) can be assigned different access rights to each region.

- 16-region MPU with concurrent checks against each master access
- 32-byte granularity for protected address region

The memory protection unit is replicated for each processing channel.

1.5.4 Enhanced direct memory access (eDMA)

The enhanced direct memory access (eDMA) controller is a second-generation module capable of performing complex data movements via 16 programmable channels, with minimal intervention from the host processor. The hardware micro architecture includes a DMA engine which performs source and destination address calculations, and the actual data movement operations, along with an SRAM-based memory containing the transfer control descriptors (TCD) for the channels. This implementation is used to minimize the overall block size.



The eDMA module provides the following features:

- 16 channels supporting 8-, 16-, and 32-bit value single or block transfers
- Support variable sized queues and circular buffered queue
- Source and destination address registers independently configured to post-increment or stay constant
- Support major and minor loop offset
- Support minor and major loop done signals
- DMA task initiated either by hardware requestor or by software
- Each DMA task can optionally generate an interrupt at completion and retirement of the task
- Signal to indicate closure of last minor loop
- Transfer control descriptors mapped inside the SRAM

The eDMA controller is replicated for each processing channel.

1.5.5 On-chip flash memory with ECC

This device includes programmable, non-volatile flash memory. The non-volatile memory (NVM) can be used for instruction storage or data storage, or both. The flash memory module interfaces with the system bus through a dedicated flash memory array controller. It supports a 64-bit data bus width at the system bus port, and a 128-bit read data interface to flash memory. The module contains four 128-bit prefetch buffers. Prefetch buffer hits allow no-wait responses. Buffer misses incur a 3 wait state response at 120 MHz.

The flash memory module provides the following features:

- 2 MB of flash memory in unique multi-partitioned hard macro
- Sectorization:
 - Partition 1 (low address): 16 KB + 16 KB + 16 KB + 16 KB
 - Partition 2 (low address): 16 KB + 16 KB + 16 KB + 16 KB
 - Partition 3 (low address): 64 KB + 64 KB
 - Partition 4 (mid address): 128 KB + 128 KB
 - Partition 5 (high address): 256 KB + 256 KB
 - Partition 6 (high address): 256 KB + 256 KB
 - Partition 7 (high address): 256 KB + 256 KB
- EEPROM emulation (in software) within same module but on different partition
- 16 KB test sector and 16 KB shadow sector for test, censorship device and user option bits
- Wait states:
 - Access time less or equal to 3 WS at 120 MHz + 4% FM (4-1-2-1 access)
 - Access time less or equal to 2 WS at 80 MHz + 4% FM
- Flash memory line 128-bit wide with 8-bit ECC on 64-bit word (total 144 bits)
- Accessed via a 64-bit wide bus for write and a 128-bit wide array for read operations
- 1-bit error correction, 2-bit error detection

1.5.6 On-chip SRAM with ECC

The SPC56XL70 SRAM provides a general-purpose single port memory.



ECC handling is done on a 32-bit boundary for data and it is extended to the address to have the highest possible diagnostic coverage including the array internal address decoder.

The SRAM module provides the following features:

- System SRAM: 192 KB
- ECC on 32-bit word (syndrome of 7 bits)
- ECC covers SRAM bus address
- 1-bit error correction, 2-bit error detection
- Wait states:
 - 1 wait state at 120 MHz
 - 0 wait states at 80 MHz

1.5.7 Platform flash memory controller

The following list summarizes the key features of the flash memory controller:

- Single AHB port interface supports a 64-bit data bus. All AHB aligned and unaligned reads within the 32-bit container are supported. Only aligned word writes are supported.
- Array interfaces support a 128-bit read data bus and a 64-bit write data bus for each bank.
- Code flash (bank0) interface provides configurable read buffering and page prefetch support.
 - Four page-read buffers (each 128 bits wide) and a prefetch controller support speculative reading and optimized flash access.
- Single-cycle read responses (0 AHB data-phase wait states) for hits in the buffers. The buffers implement a least-recently-used replacement algorithm to maximize performance.
- Data flash (bank1) interface includes a 128-bit register to temporarily hold a single flash page. This logic supports single-cycle read responses (0 AHB data-phase wait states) for accesses that hit in the holding register.
 - No prefetch support is provided for this bank.
- Programmable response for read-while-write sequences including support for stallwhile-write, optional stall notification interrupt, optional flash operation abort and optional abort notification interrupt.
- Separate and independent configurable access timing (on a per bank basis) to support use across a wide range of platforms and frequencies.
- Support of address-based read access timing for emulation of other memory types.
- Support for reporting of single- and multi-bit error events.
- Typical operating configuration loaded into programming model by system reset.

The platform flash controller is replicated for each processor.

1.5.8 Platform static RAM controller (SRAMC)

The SRAMC module is the platform SRAM array controller, with integrated error detection and correction.



The main features of the SRAMC provide connectivity for the following interfaces:

- XBAR Slave Port (64-bit data path)
- ECSM (ECC Error Reporting, error injection and configuration)
- SRAM array

The following functions are implemented:

- ECC encoding (32-bit boundary for data and complete address bus)
- ECC decoding (32-bit boundary and entire address)
- Address translation from the AHB protocol on the XBAR to the SRAM array

The platform SRAM controller is replicated for each processor.

1.5.9 Memory subsystem access time

Every memory access the CPU performs requires at least one system clock cycle for the data phase of the access. Slower memories or peripherals may require additional data phase wait states. Additional data phase wait states may also occur if the slave being accessed is not parked on the requesting master in the crossbar.

Table 2 shows the number of additional data phase wait states required for a range of memory accesses.

AHB transfer	Data phase wait states	Description
e200z4d instruction fetch	0	Flash memory prefetch buffer hit (page hit)
e200z4d instruction fetch	3	Flash memory prefetch buffer miss (based on 4-cycle random flash array access time)
e200z4d data read	0–1	SRAM read
e200z4d data write	0	SRAM 32-bit write
e200z4d data write	0	SRAM 64-bit write (executed as 2 x 32-bit writes)
e200z4d data write	0–2	SRAM 8-,16-bit write (Read-modify-Write for ECC)
e200z4d flash memory read	0	Flash memory prefetch buffer hit (page hit)
e200z4d flash memory read	3	Flash memory prefetch buffer miss (at 120 MHz; includes 1 cycle of program flash memory controller arbitration)

Table 2. Platform memory access time summary

1.5.10 Error correction status module (ECSM)

The ECSM on this device manages the ECC configuration and reporting for the platform memories (flash memory and SRAM). It does not implement the actual ECC calculation. A detected error (double error for flash memory or SRAM) is also reported to the FCCU. The following errors and indications are reported into the ECSM dedicated registers:

- ECC error status and configuration for flash memory and SRAM
- ECC error reporting for flash memory
- ECC error reporting for SRAM
- ECC error injection for SRAM

DocID023953 Rev 5



1.5.11 Peripheral bridge (PBRIDGE)

The PBRIDGE implements the following features:

- Duplicated periphery
- Master access right per peripheral (per master: read access enable; write access enable)
- Checker applied on PBRIDGE output toward periphery
- Byte endianess swap capability

1.5.12 Interrupt controller (INTC)

The INTC provides priority-based preemptive scheduling of interrupt requests, suitable for statically scheduled hard real-time systems.

For high-priority interrupt requests, the time from the assertion of the interrupt request from the peripheral to when the processor is executing the interrupt service routine (ISR) has been minimized. The INTC provides a unique vector for each interrupt request source for quick determination of which ISR needs to be executed. It also provides an ample number of priorities so that lower priority ISRs do not delay the execution of higher priority ISRs. To allow the appropriate priorities for each source of interrupt request, the priority of each interrupt request is software configurable.

The INTC supports the priority ceiling protocol for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so that all tasks which share the resource can not preempt each other.

The INTC provides the following features:

- Duplicated periphery
- Unique 9-bit vector per interrupt source
- 16 priority levels with fixed hardware arbitration within priority levels for each interrupt source
- Priority elevation for shared resource

The INTC is replicated for each processor.



1.5.13 System clocks and clock generation

The following list summarizes the system clock and clock generation on this device:

- Lock status continuously monitored by lock detect circuitry
- Loss-of-clock (LOC) detection for reference and feedback clocks
- On-chip loop filter (for improved electromagnetic interference performance and fewer external components required)
- Programmable output clock divider of system clock (÷1, ÷2, ÷4, ÷8)
- FlexPWM module and as many as three eTimer modules running on an auxiliary clock independent from system clock (with max frequency 120 MHz)
- On-chip crystal oscillator with automatic level control
- Dedicated internal 16 MHz internal RC oscillator for rapid start-up
 - Supports automated frequency trimming by hardware during device startup and by user application
- Auxiliary clock domain for motor control periphery (FlexPWM, eTimer, CTU, ADC, and SWG)

1.5.14 Frequency-Modulated Phase-Locked Loop (FMPLL)

Each device has two FMPLLs.

Each FMPLL allows the user to generate high speed system clocks starting from a minimum reference of 4 MHz input clock. Further, the FMPLL supports programmable frequency modulation of the system clock. The FMPLL multiplication factor, output clock divider ratio are all software configurable. The FMPLLs have the following major features:

- Input frequency: 4–40 MHz continuous range (limited by the crystal oscillator)
- Voltage controlled oscillator (VCO) range: 256–512 MHz
- Frequency modulation via software control to reduce and control emission peaks
 - Modulation depth ±2% if centered or 0% to -4% if downshifted via software control register
 - Modulation frequency: triangular modulation with 25 KHz nominal rate
- Option to switch modulation on and off via software interface
- Reduced frequency divider (RFD) for reduced frequency operation without re-lock
- 3 modes of operation
 - Bypass mode
 - Normal FMPLL mode with crystal reference (default)
 - Normal FMPLL mode with external reference
- Lock monitor circuitry with lock status
- Loss-of-lock detection for reference and feedback clocks
- Self-clocked mode (SCM) operation
- On-chip loop filter
- Auxiliary FMPLL
 - Used for FlexRay due to precise symbol rate requirement by the protocol
 - Used for motor control periphery and connected IP (A/D digital interface CTU) to allow independent frequencies of operation for PWM and timers and jitter-free control

DocID023953 Rev 5



- Option to enable/disable modulation to avoid protocol violation on jitter and/or potential unadjusted error in electric motor control loop
- Allows to run motor control periphery at different (precisely lower, equal or higher as required) frequency than the system to ensure higher resolution

1.5.15 Main oscillator

The main oscillator provides these features:

- Input frequency range 4–40 MHz
- Crystal input mode
- External reference clock (3.3 V) input mode
- FMPLL reference

1.5.16 Internal reference clock (RC) oscillator

The architecture uses constant current charging of a capacitor. The voltage at the capacitor is compared to the stable bandgap reference voltage. The RC oscillator is the device safe clock.

The RC oscillator provides these features:

- Nominal frequency 16 MHz
- ±5% variation over voltage and temperature after process trim
- Clock output of the RC oscillator serves as system clock source in case loss of lock or loss of clock is detected by the FMPLL
- RC oscillator is used as the default system clock during startup and can be used as back-up input source of FMPLL(s) in case XOSC fails

1.5.17 Clock, reset, power, mode and test control modules (MC_CGM, MC_RGM, MC_PCU, and MC_ME)

These modules provide the following:

- Clock gating and clock distribution control
- Halt, stop mode control
- Flexible configurable system and auxiliary clock dividers
- Various execution modes
 - HALT and STOP mode as reduced activity low power mode
 - Reset, Idle, Test, Safe
 - Various RUN modes with software selectable powered modules
 - No stand-by mode implemented (no internal switchable power domains)

1.5.18 Periodic interrupt timer module (PIT)

The PIT module implements the following features:

- 4 general purpose interrupt timers
- 32-bit counter resolution
- Can be used for software tick or DMA trigger operation



1.5.19 System timer module (STM)

The STM implements the following features:

- Up-counter with 4 output compare registers
- OS task protection and hardware tick implementation per AUTOSAR^(a) requirement

The STM is replicated for each processor.

1.5.20 Software watchdog timer (SWT)

This module implements the following features:

- Fault tolerant output
- Safe internal RC oscillator as reference clock
- Windowed watchdog
- Program flow control monitor with 16-bit pseudorandom key generation
- Allows a high level of safety (SIL3 monitor)

The SWT module is replicated for each processor.

1.5.21 Fault collection and control unit (FCCU)

The FCCU module has the following features:

- Redundant collection of hardware checker results
- Redundant collection of error information and latch of faults from critical modules on the device
- Collection of self-test results
- Configurable and graded fault control
 - Internal reactions (no internal reaction, IRQ, Functional Reset, Destructive Reset, or Safe mode entered)
 - External reaction (failure is reported to the external/surrounding system via configurable output pins)

1.5.22 System Integration Unit Lite (SIUL)

The SIUL controls MCU reset configuration, pad configuration, external interrupt, general purpose I/O (GPIO), internal peripheral multiplexing, and system reset operation. The reset configuration block contains the external pin boot configuration logic. The pad configuration block controls the static electrical characteristics of I/O pins. The GPIO block provides uniform and discrete input/output control of the I/O pins of the MCU.



a. Automotive Open System Architecture

The SIU provides the following features:

- Centralized pad control on a per-pin basis
 - Pin function selection
 - Configurable weak pull-up/down
 - Configurable slew rate control (slow/medium/fast)
 - Hysteresis on GPIO pins
 - Configurable automatic safe mode pad control
- Input filtering for external interrupts

1.5.23 Non-maskable interrupt (NMI)

The non-maskable interrupt with de-glitching filter supports high-priority core exceptions.

1.5.24 Boot assist module (BAM)

The BAM is a block of read-only memory with hard-coded content. The BAM program is executed only if serial booting mode is selected via boot configuration pins.

The BAM provides the following features:

- Enables booting via serial mode (FlexCAN or LINFlex-UART)
- Supports programmable 64-bit password protection for serial boot mode
- Supports serial bootloading of either Power Architecture code (default) or VLE code
- Automatic switch to serial boot mode if internal flash memory is blank or invalid

1.5.25 System status and configuration module (SSCM)

The SSCM on this device features the following:

- System configuration and status
- Debug port status and debug port enable
- Multiple boot code starting locations out of reset through implementation of search for valid Reset Configuration Half Word
- Sets up the MMU to allow user boot code to execute as either Power Architecture code (default) or as VLE code out of flash memory
- Triggering of device self-tests during reset phase of device boot

1.5.26 FlexCAN

The FlexCAN module is a communication controller implementing the CAN protocol according to Bosch Specification version 2.0B. The CAN protocol was designed to be used primarily as a vehicle serial data bus, meeting the specific requirements of this field: real-time processing, reliable operation in the EMI environment of a vehicle, cost-effectiveness and required bandwidth.



The FlexCAN module provides the following features:

- Full implementation of the CAN protocol specification, version 2.0B
 - Standard data and remote frames
 - Extended data and remote frames
 - 0 to 8 bytes data length
 - Programmable bit rate as fast as 1Mbit/s
- 32 message buffers of 0 to 8 bytes data length
- Each message buffer configurable as receive or transmit buffer, all supporting standard and extended messages
- Programmable loop-back mode supporting self-test operation
- 3 programmable mask registers
- Programmable transmit-first scheme: lowest ID or lowest buffer number
- Time stamp based on 16-bit free-running timer
- Global network time, synchronized by a specific message
- Maskable interrupts
- Independent of the transmission medium (an external transceiver is assumed)
- High immunity to EMI
- Short latency time due to an arbitration scheme for high-priority messages
- Transmit features
 - Supports configuration of multiple mailboxes to form message queues of scalable depth
 - Arbitration scheme according to message ID or message buffer number
 - Internal arbitration to guarantee no inner or outer priority inversion
 - Transmit abort procedure and notification
- Receive features
 - Individual programmable filters for each mailbox
 - 8 mailboxes configurable as a 6-entry receive FIFO
 - 8 programmable acceptance filters for receive FIFO
- Programmable clock source
 - System clock
 - Direct oscillator clock to avoid FMPLL jitter



1.5.27 FlexRay

The FlexRay module provides the following features:

- Full implementation of FlexRay Protocol Specification 2.1 Rev. A
- 64 configurable message buffers can be handled
- Dual channel or single channel mode of operation, each as fast as 10 Mbit/s data rate
- Message buffers configurable as transmit or receive
- Message buffer size configurable
- Message filtering for all message buffers based on Frame ID, cycle count, and message ID
- Programmable acceptance filters for receive FIFO
- Message buffer header, status, and payload data stored in system memory (SRAM)
- Internal FlexRay memories have error detection and correction



1.5.28 Serial communication interface module (LINFlexD)

The LINFlexD module (LINFlex with DMA support) on this device features the following:

- Supports LIN Master mode, LIN Slave mode and UART mode
- LIN state machine compliant to LIN1.3, 2.0, and 2.1 specifications
- Manages LIN frame transmission and reception without CPU intervention
- LIN features
 - Autonomous LIN frame handling
 - Message buffer to store as many as 8 data bytes
 - Supports messages as long as 64 bytes
 - Detection and flagging of LIN errors (Sync field, delimiter, ID parity, bit framing, checksum and Time-out errors)
 - Classic or extended checksum calculation
 - Configurable break duration of up to 50-bit times
 - Programmable baud rate prescalers (13-bit mantissa, 4-bit fractional)
 - Diagnostic features (Loop back, LIN bus stuck dominant detection)
 - Interrupt driven operation with 16 interrupt sources
- LIN slave mode features
 - Autonomous LIN header handling
 - Autonomous LIN response handling
- UART mode
 - Full-duplex operation
 - Standard non return-to-zero (NRZ) mark/space format
 - Data buffers with 4-byte receive, 4-byte transmit
 - Configurable word length (8-bit, 9-bit, or 16-bit words)
 - Configurable parity scheme: none, odd, even, always 0
 - Speed as fast as 2 Mbit/s
 - Error detection and flagging (Parity, Noise and Framing errors)
 - Interrupt driven operation with four interrupt sources
 - Separate transmitter and receiver CPU interrupt sources
 - 16-bit programmable baud-rate modulus counter and 16-bit fractional
 - 2 receiver wake-up methods
- Support for DMA enabled transfers



1.5.29 Deserial serial peripheral interface (DSPI)

The DSPI modules provide a synchronous serial interface for communication between the SPC56XL70 and external devices.

A DSPI module provides these features:

- Full duplex, synchronous transfers
- Master or slave operation
- Programmable master bit rates
- Programmable clock polarity and phase
- End-of-transmission interrupt flag
- Programmable transfer baud rate
- Programmable data frames from 4 to 16 bits
- As many as 8 chip select lines available, depending on package and pin multiplexing
- 4 clock and transfer attributes registers
- Chip select strobe available as alternate function on one of the chip select pins for deglitching
- FIFOs for buffering as many as 5 transfers on the transmit and receive side
- Queueing operation possible through use of the eDMA
- General purpose I/O functionality on pins when not used for SPI

1.5.30 FlexPWM

The pulse width modulator module (FlexPWM) contains four PWM channels, each of which is configured to control a single half-bridge power stage. One module is present in LQFP144 package. Additionally, four fault input channels are provided per FlexPWM module.

This PWM is capable of controlling most motor types, including:

- AC induction motors (ACIM)
- Permanent Magnet AC motors (PMAC)
- Brushless (BLDC) and brush DC motors (BDC)
- Switched (SRM) and variable reluctance motors (VRM)
- Stepper motors



A FlexPWM module implements the following features:

- 16 bits of resolution for center, edge aligned, and asymmetrical PWMs
- Maximum operating frequency as high as 120 MHz
 - Clock source not modulated and independent from system clock (generated via secondary FMPLL)
- Fine granularity control for enhanced resolution of the PWM period
- PWM outputs can operate as complementary pairs or independent channels
- Ability to accept signed numbers for PWM generation
- Independent control of both edges of each PWM output
- Synchronization to external hardware or other PWM supported
- Double buffered PWM registers
 - Integral reload rates from 1 to 16
 - Half cycle reload capability
- Multiple ADC trigger events can be generated per PWM cycle via hardware
- Fault inputs can be assigned to control multiple PWM outputs
- Programmable filters for fault inputs
- Independently programmable PWM output polarity
- Independent top and bottom deadtime insertion
- Each complementary pair can operate with its own PWM frequency and deadtime values
- Individual software control for each PWM output
- All outputs can be forced to a value simultaneously
- PWMX pin can optionally output a third signal from each channel
- Channels not used for PWM generation can be used for buffered output compare functions
- Channels not used for PWM generation can be used for input capture functions
- Enhanced dual edge capture functionality
- Option to supply the source for each complementary PWM signal pair from any of the following:
 - External digital pin
 - Internal timer channel
 - External ADC input, taking into account values set in ADC high- and low-limit registers
- DMA support

1.5.31 eTimer module

The SPC56XL70 provides two eTimer modules on the LQFP144 package. Six 16-bit general purpose up/down timer/counters per module are implemented with the following features:

- Maximum clock frequency of 120 MHz
- Individual channel capability
 - Input capture trigger
 - Output compare
 - Double buffer (to capture rising edge and falling edge)
 - Separate prescaler for each counter
 - Selectable clock source
 - 0–100% pulse measurement
 - Rotation direction flag (Quad decoder mode)
- Maximum count rate
 - Equals peripheral clock divided by 2 for external event counting
 - Equals peripheral clock for internal clock counting
- Cascadeable counters
- Programmable count modulo
- Quadrature decode capabilities
- Counters can share available input pins
- Count once or repeatedly
- Preloadable counters
- Pins available as GPIO when timer functionality not in use
- DMA support

1.5.32 Sine wave generator (SWG)

A digital-to-analog converter is available to generate a sine wave based on 32 stored values for external devices (ex: resolver).

- Frequency range from 1 KHz to 50 KHz
- Sine wave amplitude from 0.47 V to 2.26 V



1.5.33 Analog-to-Digital converter module (ADC)

The ADC module features include:

Analog part:

- 2 on-chip ADCs
 - 12-bit resolution SAR architecture
 - Same digital interface as in the SPC560P family
 - A/D Channels: 9 external, 3 internal and 4 shared with other A/D (total 16 channels)
 - One channel dedicated to each T-sensor to enable temperature reading during application
 - Separated reference for each ADC
 - Shared analog supply voltage for both ADCs
 - One sample and hold unit per ADC
 - Adjustable sampling and conversion time

Digital part:

- 4 analog watchdogs comparing ADC results against predefined levels (low, high, range) before results are stored in the appropriate ADC result location
- 2 modes of operation: CPU Mode or CTU Mode
- CPU mode features
 - Register based interface with the CPU: one result register per channel
 - ADC state machine managing three request flows: regular command, hardware injected command, software injected command
 - Selectable priority between software and hardware injected commands
 - 4 analog watchdogs comparing ADC results against predefined levels (low, high, range)
 - DMA compatible interface
- CTU mode features
 - Triggered mode only
 - 4 independent result queues (1 \times 16 entries, 2 \times 8 entries, 1 \times 4 entries)
 - Result alignment circuitry (left justified; right justified)
 - 32-bit read mode allows to have channel ID on one of the 16-bit parts
 - DMA compatible interfaces
- Built-in self-test features triggered by software

1.5.34 Cross triggering unit (CTU)

The ADC cross triggering unit allows automatic generation of ADC conversion requests on user selected conditions without CPU load during the PWM period and with minimized CPU load for dynamic configuration.



The CTU implements the following features:

- Cross triggering between ADC, FlexPWM, eTimer, and external pins
- Double buffered trigger generation unit with as many as 8 independent triggers generated from external triggers
- Maximum operating frequency less than or equal to 120 MHz
- Trigger generation unit configurable in sequential mode or in triggered mode
- Trigger delay unit to compensate the delay of external low pass filter
- Double buffered global trigger unit allowing eTimer synchronization and/or ADC command generation
- Double buffered ADC command list pointers to minimize ADC-trigger unit update
- Double buffered ADC conversion command list with as many as 24 ADC commands
- Each trigger capable of generating consecutive commands
- ADC conversion command allows control of ADC channel from each ADC, single or synchronous sampling, independent result queue selection
- DMA support with safety features

1.5.35 Cyclic redundancy checker (CRC) unit

The CRC module is a configurable multiple data flow unit to compute CRC signatures on data written to its input register.

The CRC unit has the following features:

- 3 sets of registers to allow 3 concurrent contexts with possibly different CRC computations, each with a selectable polynomial and seed
- Computes 16- or 32-bit wide CRC on the fly (single-cycle computation) and stores result in internal register.

The following standard CRC polynomials are implemented:

- $x^8 + x^4 + x^3 + x^2 + 1$ [8-bit CRC]
- $x^{16} + x^{12} + x^5 + 1$ [16-bit CRC-CCITT]
- $x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$ [32-bit CRC-ethernet(32)]
- Key engine to be coupled with communication periphery where CRC application is added to allow implementation of safe communication protocol
- Offloads core from cycle-consuming CRC and helps checking configuration signature for safe start-up or periodic procedures
- CRC unit connected as peripheral bus on internal peripheral bus
- DMA support

1.5.36 Redundancy control and checker unit (RCCU)

The RCCU checks all outputs of the sphere of replication (addresses, data, control signals). It has the following features:

- Duplicated module to guarantee highest possible diagnostic coverage (check of checker)
- Multiple times replicated IPs are used as checkers on the SoR outputs



1.5.37 Junction temperature sensor

The junction temperature sensor provides a value via an ADC channel that can be used by software to calculate the device junction temperature.

The key parameters of the junction temperature sensor include:

- Nominal temperature range from -40 to 150 °C
- Software temperature alarm via analog ADC comparator possible

1.5.38 Nexus port controller (NPC)

The NPC module provides real-time development support capabilities for this device in compliance with the IEEE-ISTO 5001-2008 standard. This development support is supplied for MCUs without requiring external address and data pins for internal visibility.

The NPC block interfaces to the host processor and internal buses to provide development support as per the IEEE-ISTO 5001-2008 Class 3+, including selected features from Class 4 standard.

The development support provided includes program trace, data trace, watchpoint trace, ownership trace, run-time access to the MCUs internal memory map and access to the Power Architecture internal registers during halt. The Nexus interface also supports a JTAG only mode using only the JTAG pins. The following features are implemented:

- Full and reduced port modes
- MCKO (message clock out) pin
- 4 or 12 MDO (message data out) pins^(b)
- 2 MSEO (message start/end out) pins
- EVTO (event out) pin
 - Auxiliary input port
- EVTI (event in) pin

_

- 5-pin JTAG port (JCOMP, TDI, TDO, TMS, and TCK)
 - Supports JTAG mode
- Host processor (e200) development support features
 - Data trace via data write messaging (DWM) and data read messaging (DRM). This allows the development tool to trace reads or writes, or both, to selected internal memory resources.
 - Ownership trace via ownership trace messaging (OTM). OTM facilitates ownership trace by providing visibility of which process ID or operating system task is activated. An ownership trace message is transmitted when a new process/task is activated, allowing development tools to trace ownership flow.
 - Program trace via branch trace messaging (BTM). Branch trace messaging displays program flow discontinuities (direct branches, indirect branches, exceptions, etc.), allowing the development tool to interpolate what transpires between the discontinuities. Thus, static code may be traced.
 - Watchpoint messaging (WPM) via the auxiliary port

b. 4 MDO pins on LQFP144 package





- Watchpoint trigger enable of program and/or data trace messaging
- Data tracing of instruction fetches via private opcodes

1.5.39 IEEE 1149.1 JTAG controller (JTAGC)

The JTAGC block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. All data input to and output from the JTAGC block is communicated in serial format. The JTAGC block is compliant with the IEEE standard.

The JTAG controller provides the following features:

- IEEE Test Access Port (TAP) interface with 5 pins:
 - TDI
 - TMS
 - TCK
 - TDO
 - JCOMP
- Selectable modes of operation include JTAGC/debug or normal system operation
- 5-bit instruction register that supports the following IEEE 1149.1-2001 defined instructions:
 - BYPASS
 - IDCODE
 - EXTEST
 - SAMPLE
 - SAMPLE/PRELOAD
- 3 test data registers: a bypass register, a boundary scan register, and a device identification register. The size of the boundary scan register is parameterized to support a variety of boundary scan chain lengths.
- TAP controller state machine that controls the operation of the data registers, instruction register and associated circuitry

1.5.40 Voltage regulator / power management unit (PMU)

The on-chip voltage regulator module provides the following features:

- Single external rail required
- Single high supply required: nominal 3.3 V both for packaged and Known Good Die option
 - Packaged option requires external ballast transistor due to reduced dissipation capacity at high temperature but can use embedded transistor if power dissipation is maintained within package dissipation capacity (lower frequency of operation)
 - Known Good Die option uses embedded ballast transistor as dissipation capacity is increased to reduce system cost
- All I/Os are at same voltage as external supply (3.3 V nominal)
- Duplicated Low-Voltage Detectors (LVD) to guarantee proper operation at all stages (reset, configuration, normal operation) and, to maximize safety coverage, one LVD can be tested while the other operates (on-line self-testing feature)



DocID023953 Rev 5

1.5.41 Built-In self-test (BIST) capability

This device includes the following protection against latent faults:

- Boot-time Memory Built-In Self-Test (MBIST)
- Boot-time scan-based Logic Built-In Self-Test (LBIST)
- Run-time ADC Built-In Self-Test (BIST)
- Run-time Built-In Self Test of LVDs



2 Package pinouts and signal descriptions

2.1 Package pinouts

Figure 2 shows the SPC56XL70 in the LQFP100 package.



Figure 2. SPC56XL70 LQFP100 package





Figure 3 shows the SPC56XL70 in the LQFP144 package.

Figure 3. SPC56XL70 LQFP144 pinout (top view)

Table 3 and *Table 4* provides the pin function summaries for the 100-pin and 144-pin packages respectively, listing all the signals multiplexed to each pin

Pin #	Port/function	Peripheral	Output function	Input function
1	NMI		—	
		SIUL	GPIO[6]	GPIO[6]
2	A[6]	DSPI_1	SCK	SCK
		SIUL	—	EIRQ[6]
3	D[1]	SIUL	GPIO[49]	GPIO[49]
		eTimer_1	ETC[2]	ETC[2]
		CTU_0	EXT_TGR	—
		FlexRay	_	CA_RX

Table 3. LQFP100 pin function summary



Pin #	Port/function	Peripheral	Output function	Input function		
		SIUL	GPIO[7]	GPIO[7]		
	A [7]	DSPI_1	SOUT	—		
4	A[7] -	SIUL	_	EIRQ[7]		
		FlexCan_2	_	RXD		
		SIUL	GPIO[36]	GPIO[36]		
		DSPI_0	CS0	CS0		
5	C[4]	FlexPWM_0	X[1]	X[1]		
		SSCM	DEBUG[4]	_		
		SIUL	_	EIRQ[22]		
		SIUL	GPIO[8]	GPIO[8]		
	4.701	DSPI_1	_	SIN		
6	A[8]	SIUL	_	EIRQ[8]		
		FlexCan_2	TXD	_		
		SIUL	GPIO[37]	GPIO[37]		
	C[5]	DSPI_0	SCK	SCK		
7		SSCM	DEBUG[5]	_		
		FlexPWM_0	_	FAULT[3]		
		SIUL	_	EIRQ[23]		
		SIUL	GPIO[5]	GPIO[5]		
		DSPI_1	CS0	CS0		
8	A[5]	eTimer_1	ETC[5]	ETC[5]		
		DSPI_0	CS7	_		
		SIUL	_	EIRQ[5]		
		SIUL	GPIO[39]	GPIO[39]		
		FlexPWM_0	A[1]	A[1]		
9	C[7]	SSCM	DEBUG[7]	_		
		DSPI_0	_	SIN		
10	V _{DD_HV_REG_0}		_			
11	V _{SS_LV_COR}	_				
12	V _{DD_LV_COR}	_				
13	V _{DD_HV_IO}	_				
14	V _{SS_HV_IO}		_			
		SIUL	GPIO[57]	GPIO[57]		
15	D[9]	FlexPWM_0	X[0]	X[0]		
	-	 LINFlexD_1	TXD			

Table 3. LQFP100 pin function summary (continued)



Pin #	Port/function	Peripheral	Output function	Input function
16	V _{DD_HV_OSC}			
17	V _{SS_HV_OSC}			
18	XTALIN		_	
19	XTALOUT		_	
20	RESET			
21	D[8]	SIUL	GPIO[56]	GPIO[56]
		DSPI_1	CS2	_
		eTimer_1	ETC[4]	ETC[4]
		DSPI_0	CS5	_
		FlexPWM_0	_	FAULT[3]
22	D[5]	SIUL	GPIO[53]	GPIO[53]
		DSPI_0	CS3	_
		FlexPWM_0	_	FAULT[2]
23	D[6]	SIUL	GPIO[54]	GPIO[54]
		DSPI_0	CS2	_
		FlexPWM_0	X[3]	X[3]
		FlexPWM_0	_	FAULT[1]
24	V _{SS_LV_PLL0_PLL1}		_	
25	V _{DD_LV_PLL0_PLL1}	_		
		SIUL	GPIO[55]	GPIO[55]
26		DSPI_1	CS3	_
		DSPI_0	CS4	_
		SWG	Analog output	_
27	FCCU_F[0]	FCCU	F[0]	F[0]
28	V _{DD_LV_COR}	I		
29	V _{SS_LV_COR}		_	
30	B[7]	SIUL	—	GPIO[23]
		LINFlexD_0	_	RXD
		ADC_0	_	AN[0]
31	B[8]	SIUL		GPIO[24]
		eTimer_0	_	ETC[5]
		ADC_0		AN[1]
32	E[2]	SIUL	_	GPIO[66]
		ADC_0	_	AN[5]
33	V _{DD_HV_ADR0}		<u> </u>	

 Table 3. LQFP100 pin function summary (continued)


Pin #	Port/function	Peripheral	Output function	Input function
34	V _{SS_HV_ADR0}		—	
		SIUL	—	GPIO[25]
35	B[9]	ADC_0		A NI[11]
	-	ADC_1		AN[11]
		SIUL	—	GPIO[26]
36	B[10]	ADC_0		ANI(12)
	-	ADC_1		AN[12]
		SIUL	—	GPIO[27]
37	B[11]	ADC_0		A NI[4 2]
	-	ADC_1		AN[13]
		SIUL	—	GPIO[28]
38	B[12]	ADC_0		AN[14]
	-	ADC_1	1 –	
39	V _{DD_HV_ADR1}			
40	V _{SS_HV_ADR1}		_	
41	V _{DD_HV_ADV}		_	
42	V _{SS_HV_ADV}		—	
		SIUL	—	GPIO[29]
43	B[13]	LINFlexD_1	—	RXD
		ADC_1	—	AN[0]
		SIUL	_	GPIO[30]
44	B[14]	eTimer_0	_	ETC[4]
	נייןט	SIUL	—	EIRQ[19]
		ADC_1	—	AN[1]
45	C[0]	SIUL	—	GPIO[32]
45	C[0]	ADC_1	—	AN[3]
46	E[0]	SIUL	—	GPIO[64]
40	E[0]	ADC_1	-	AN[5]
47	BCTRL		_	
48	V _{DD_LV_COR}		_	
49	V _{SS_LV_COR}		—	
50	V _{DD_HV_PMU}		_	

 Table 3. LQFP100 pin function summary (continued)



Pin #	Port/function	Peripheral	Output function	Input function
		SIUL	GPIO[0]	GPIO[0]
- /	4701	eTimer_0	ETC[0]	ETC[0]
51	A[0]	DSPI_2	SCK	SCK
	-	SIUL	_	EIRQ[0]
		SIUL	GPIO[1]	GPIO[1]
50		eTimer_0	ETC[1]	ETC[1]
52	A[1]	DSPI_2	SOUT	_
	-	SIUL	_	EIRQ[1]
		SIUL	GPIO[58]	GPIO[58]
53	D[10]	FlexPWM_0	A[0]	A[0]
	-	eTimer_0	_	ETC[0]
		SIUL	GPIO[59]	GPIO[59]
54	D[11]	FlexPWM_0	B[0]	B[0]
		eTimer_0	_	ETC[1]
	C[11]	SIUL	GPIO[43]	GPIO[43]
55		eTimer_0	ETC[4]	ETC[4]
		DSPI_2	CS2	
		SIUL	GPIO[44]	GPIO[44]
56	C[12]	eTimer_0	ETC[5]	ETC[5]
		DSPI_2	CS3	
		SIUL	GPIO[2]	GPIO[2]
	-	eTimer_0	ETC[2]	ETC[2]
	-	FlexPWM_0	A[3]	A[3]
57	A[2]	DSPI_2	_	SIN
	-	MC_RGM	_	ABS[0]
	-	SIUL	_	EIRQ[2]
_		SIUL	GPIO[21]	GPIO[21]
58	B[5]	JTAGC		TDI
59	TMS			
60	ТСК		_	
		SIUL	GPIO[20]	GPIO[20]
61	B[4]	JTAGC	TDO	
62	V _{SS_HV_IO}			
63	V _{DD_HV_IO}			

 Table 3. LQFP100 pin function summary (continued)



Pin #	Port/function	Peripheral	Output function	Input function
		SIUL	GPIO[3]	GPIO[3]
		eTimer_0	ETC[3]	ETC[3]
64	4101	DSPI_2	CS0	CS0
64	A[3]	FlexPWM_0	B[3]	B[3]
	-	MC_RGM	—	ABS[2]
	-	SIUL	—	EIRQ[3]
65	V _{DD_LV_COR}			
66	V _{SS_LV_COR}		_	
67	V _{DD_HV_REG_1}		_	
68	V _{SS_HV_FLA}		_	
69	V _{DD_HV_FLA}		_	
		SIUL	GPIO[60]	GPIO[60]
70	D[12]	FlexPWM_0	X[1]	X[1]
		LINFlexD_1	—	RXD
	C[13]	SIUL	GPIO[45]	GPIO[45]
74		eTimer_1	ETC[1]	ETC[1]
71		CTU_0	—	EXT_IN
	-	FlexPWM_0	—	EXT_SYNC
		SIUL	GPIO[46]	GPIO[46]
72	C[14]	eTimer_1	ETC[2]	ETC[2]
	-	CTU_0	EXT_TGR	_
		SIUL	GPIO[62]	GPIO[62]
73	D[14]	FlexPWM_0	B[1]	B[1]
	-	eTimer_0	—	ETC[3]
74	V _{PP_TEST} ⁽¹⁾		·	
		SIUL	GPIO[4]	GPIO[4]
		eTimer_1	ETC[0]	ETC[0]
75	A[4]	DSPI_2	CS1	_
10	A[4]	eTimer_0	ETC[4]	ETC[4]
		MC_RGM	—	FAB
		SIUL	_	EIRQ[4]

Table 3. LQFP100 pin function summary (continued)



Pin #	Port/function	Peripheral	Output function	Input function
		SIUL	GPIO[16]	GPIO[16]
	-	FlexCAN_0	TXD	
76	B[0]	eTimer_1	ETC[2]	ETC[2]
	-	SSCM	DEBUG[0]	_
		SIUL	—	EIRQ[15]
		SIUL	GPIO[17]	GPIO[17]
		eTimer_1	ETC[3]	ETC[3]
77	D[4]	SSCM	DEBUG[1]	_
77	B[1] -	FlexCAN_0	—	RXD
		FlexCAN_1	—	RXD
		SIUL	—	EIRQ[16]
		SIUL	GPIO[42]	GPIO[42]
70	0[40]	DSPI_2	CS2	_
78	C[10]	FlexPWM_0	A[3]	A[3]
		FlexPWM_0	—	FAULT[1]
		SIUL	GPIO[18]	GPIO[18]
70	DIO	LINFlexD_0	TXD	_
79	B[2]	SSCM	DEBUG[2]	DEBUG[2]
		SIUL	—	EIRQ[17]
		SIUL	GPIO[19]	GPIO[19]
80	B[3]	SSCM	DEBUG[3]	DEBUG[3]
	-	LINFlexD_0	—	RXD
		SIUL	GPIO[10]	GPIO[10]
	-	DSPI_2	CS0	CS0
81	A[10]	FlexPWM_0	B[0]	B[0]
		FlexPWM_0	X[2]	X[2]
		SIUL	—	EIRQ[9]
		SIUL	GPIO[11]	GPIO[11]
		DSPI_2	SCK	SCK
82	A[11]	FlexPWM_0	A[0]	A[0]
		FlexPWM_0	A[2]	A[2]
		SIUL	—	EIRQ[10]

Table 3. LQFP100 p	in function	summarv	(continued)
		Sammary	(ooninaca)



Pin #	Port/function	Peripheral	Output function	Input function
		SIUL	GPIO[12]	GPIO[12]
	-	DSPI_2	SOUT	
83	A[12]	FlexPWM_0	A[2]	A[2]
		FlexPWM_0	B[2]	B[2]
	-	SIUL	_	EIRQ[11]
84	JCOMP	—	—	JCOMP
		SIUL	GPIO[47]	GPIO[47]
		FlexRay	CA_TR_EN	_
05	0[45]	eTimer_1	ETC[0]	ETC[0]
85	C[15]	FlexPWM_0	A[1]	A[1]
		CTU_0	—	EXT_IN
		FlexPWM_0	—	EXT_SYNC
	D[0]	SIUL	GPIO[48]	GPIO[48]
00		FlexRay	CA_TX	_
86		eTimer_1	ETC[1]	ETC[1]
		FlexPWM_0	B[1]	B[1]
87	V _{DD_HV_IO}			
88	V _{SS_HV_IO}		_	
		SIUL	GPIO[51]	GPIO[51]
89	0(3)	FlexRay	CB_TX	_
09	D[3] -	eTimer_1	ETC[4]	ETC[4]
		FlexPWM_0	A[3]	A[3]
		SIUL	GPIO[52]	GPIO[52]
90	D(4)	FlexRay	CB_TR_EN	_
90	D[4] -	eTimer_1	ETC[5]	ETC[5]
		FlexPWM_0	B[3]	B[3]
91	V _{DD_HV_REG_2}			
92	V _{DD_LV_COR}		_	
93	V _{SS_LV_COR}		_	
		SIUL	GPIO[9]	GPIO[9]
04	A101	DSPI_2	CS1	
94	A[9] –	FlexPWM_0	B[3]	B[3]
		FlexPWM 0	†	FAULT[0]

Table 3. LQFP100 pin function summary (continued)



Pin #	Port/function	Peripheral	Output function	Input function
1 111 #	ronnanction	-	-	-
	-	SIUL	GPIO[13]	GPIO[13]
	-	FlexPWM_0	B[2]	B[2]
95	A[13]	DSPI_2	—	SIN
		FlexPWM_0	—	FAULT[0]
		SIUL	—	EIRQ[12]
		SIUL	GPIO[22]	GPIO[22]
96	DIGI	MC_CGM	clk_out	_
90	B[6]	DSPI_2	CS2	_
	-	SIUL	—	EIRQ[18]
97	FCCU_F[1]	FCCU	F[1]	F[1]
	C[6]	SIUL	GPIO[38]	GPI0[38]
		DSPI_0	SOUT	_
98		FlexPWM_0	B[1]	B[1]
	-	SSCM	DEBUG[6]	
		SIUL	—	EIRQ[24]
		SIUL	GPIO[14]	GPIO[14]
00	A [4]	FlexCAN_1	TXD	_
99	A[14]	eTimer_1	ETC[4]	ETC[4]
	-	SIUL	—	EIRQ[13]
		SIUL	GPIO[15]	GPIO[15]
	ľ	eTimer_1	ETC[5]	ETC[5]
100	A[15]	FlexCAN_1	_	RXD
		FlexCAN_0	—	RXD
		SIUL	—	EIRQ[14]

Table 3. LQFP100 p	oin function	summarv	(continued)
		o anna y	(continuou)

1. V_{PP_TEST} should always be tied to ground (V_{SS}) for normal operations.

Pin #	Port/function	Peripheral	Output function	Input function
1	NMI			
		SIUL	GPIO[6]	GPIO[6]
2	A[6]	DSPI_1	SCK	SCK
		SIUL	—	EIRQ[6]



Pin #	Port/function	Peripheral	Output function	Input function
		SIUL	GPIO[49]	GPIO[49]
	5.41	eTimer_1	ETC[2]	ETC[2]
3	D[1] -	CTU_0	EXT_TGR	_
		FlexRay	_	CA_RX
	5/4	SIUL	GPIO[84]	GPIO[84]
4	F[4] -	NPC	MDO[3]	_
-		SIUL	GPIO[85]	GPIO[85]
5	F[5] -	NPC	MDO[2]	_
6	V _{DD_HV_IO}		_	
7	V _{SS_HV_IO}		_	
0		SIUL	GPIO[86]	GPIO[86]
8	F[6] -	NPC	MDO[1]	_
9	MDO0			
	A[7]	SIUL	GPIO[7]	GPIO[7]
10		DSPI_1	SOUT	_
10		SIUL	_	EIRQ[7]
		FlexCAN_2	_	RXD
		SIUL	GPIO[36]	GPIO[36]
		DSPI_0	CS0	CS0
11	C[4]	FlexPWM_0	X[1]	X[1]
		SSCM	DEBUG[4]	_
		SIUL	—	EIRQ[22]
		SIUL	GPIO[8]	GPIO[8]
10	A [0]	DSPI_1	—	SIN
12	A[8]	SIUL	—	EIRQ[8]
	F	FlexCAN_2	TXD	_
		SIUL	GPIO[37]	GPIO[37]
	Ē	DSPI_0	SCK	SCK
13	C[5]	SSCM	DEBUG[5]	
	F	FlexPWM_0	_	FAULT[3]
	Ē	SIUL	_	EIRQ[23]

Table 4. LQFP144 pin function summary (continued)



Pin #	Port/function	Peripheral	Output function	Input function	
		SIUL	GPIO[5]	GPIO[5]	
		DSPI_1	CS0	CS0	
14	A[5]	eTimer_1	ETC[5]	ETC[5]	
	-	DSPI_0	CS7	_	
	-	SIUL	_	EIRQ[5]	
		SIUL	GPIO[39]	GPIO[39]	
. –		FlexPWM_0	A[1]	A[1]	
15	C[7]	SSCM	DEBUG[7]		
	-	DSPI_0	_	SIN	
16	V _{DD_HV_REG_0}		_		
17	V _{SS_LV_COR}		_		
18	V _{DD_LV_COR}		_		
10		SIUL	GPIO[87]	GPIO[87]	
19	F[7] –	NPC	МСКО	_	
00	F[8]	SIUL	GPIO[88]	GPIO[88]	
20		NPC	MSEO[1]	_	
21	V _{DD_HV_IO}				
22	V _{SS_HV_IO}		_		
23		SIUL	GPIO[89]	GPIO[89]	
23	F[9] –	NPC	MSEO[0]	_	
24	F(10)	SIUL	GPIO[90]	GPIO[90]	
24	F[10]	NPC	EVTO	_	
05	F[44]	SIUL	GPIO[91]	GPIO[91]	
25	F[11] -	NPC	EVTI	_	
		SIUL	GPIO[57]	GPIO[57]	
26	D[9]	FlexPWM_0	X[0]	X[0]	
		LINFlexD_1	TXD	_	
27	V _{DD_HV_OSC}				
28	V _{SS_HV_OSC}		_		
29	XTALIN		_		
30	XTALOUT				
31	RESET	—			

 Table 4. LQFP144 pin function summary (continued)



Pin #	Port/function	Peripheral	Output function	Input function
		SIUL	GPIO[56]	GPIO[56]
		DSPI_1	CS2	_
32	D[8]	eTimer_1	ETC[4]	ETC[4]
		DSPI_0	CS5	
		FlexPWM_0	_	FAULT[3]
		SIUL	GPIO[53]	GPIO[53]
33	D[5]	DSPI_0	CS3	
		FlexPWM_0	_	FAULT[2]
		SIUL	GPIO[54]	GPIO[54]
	-	DSPI_0	CS2	
34	D[6]	FlexPWM_0	X[3]	X[3]
	-	 FlexPWM_0	_	FAULT[1]
35	V _{SS_LV_PLL0_PLL1}			<u> </u>
36	V _{DD_LV_PLL0_PLL1}			
	D[7] -	SIUL	GPIO[55]	GPIO[55]
		DSPI_1	CS3	
37		 DSPI_0	CS4	_
		SWG	analog output	_
38	FCCU_F[0]	FCCU	F[0]	F[0]
39	V _{DD_LV_COR}		_	
40	V _{SS_LV_COR}		_	
		SIUL	_	GPIO[33]
41	C[1]	ADC_0	_	AN[2]
		SIUL	_	GPIO[68]
42	E[4]	ADC_0	_	AN[7]
		SIUL	_	GPIO[23]
43	B[7]	LINFlexD_0	_	RXD
		ADC_0	_	AN[0]
		SIUL	_	GPIO[69]
44	E[5] —	ADC_0	_	AN[8]
		SIUL	_	GPIO[34]
45	C[2]	ADC_0	_	AN[3]
		SIUL	_	GPIO[70]
46	E[6]	ADC_0		AN[4]

Table 4. LQFP144 pin function summary (continued)



Pin #	Port/function	Peripheral	Output function	Input function
		SIUL	—	GPIO[24]
47	B[8]	eTimer_0	_	ETC[5]
		ADC_0	_	AN[1]
40	- (3)	SIUL	_	GPIO[71]
48	E[7]	ADC_0	_	AN[6]
10	FIOL	SIUL	_	GPIO[66]
49	E[2]	ADC_0	—	AN[5]
50	V _{DD_HV_ADR0}			
51	V _{SS_HV_ADR0}		_	
		SIUL	—	GPIO[25]
52	B[9]	ADC_0 ADC_1	_	AN[11]
		SIUL	_	GPIO[26]
53	B[10]	ADC_0 ADC_1	_	AN[12]
		SIUL	_	GPIO[27]
54	B[11]	ADC_0 ADC_1	_	AN[13]
		SIUL	_	GPIO[28]
55	B[12]	ADC_0 ADC_1	_	AN[14]
56	V _{DD_HV_ADR1}			
57	V _{SS_HV_ADR1}		_	
58	V _{DD_HV_ADV}		_	
59	V _{SS_HV_ADV}		—	
		SIUL	—	GPIO[29]
60	B[13]	LINFlexD_1	—	RXD
		ADC_1	—	AN[0]
61		SIUL	—	GPIO[73]
61	E[9]	ADC_1	—	AN[7]
		SIUL	—	GPIO[31]
62	B[15]	SIUL	—	EIRQ[20]
		ADC_1	—	AN[2]
60	F[40]	SIUL	—	GPIO[74]
63	E[10]	ADC_1	_	AN[8]

 Table 4. LQFP144 pin function summary (continued)



Pin #	Port/function	Peripheral	Output function	Input function
		SIUL	—	GPIO[30]
64	B[14]	eTimer_0	—	ETC[4]
64		SIUL	—	EIRQ[19]
		ADC_1	—	AN[1]
05		SIUL	_	GPIO[75]
65	E[11] -	ADC_1	_	AN[4]
	0/01	SIUL	_	GPIO[32]
66	C[0]	ADC_1	_	AN[3]
07	540	SIUL	_	GPIO[76]
67	E[12] -	ADC_1	_	AN[6]
		SIUL	_	GPIO[64]
68	E[0] -	ADC_1	_	AN[5]
69	BCTRL		_	
70	V _{DD_LV_COR}		_	
71	V _{SS_LV_COR}		_	
72			_	
	V _{DD_HV_} РМU А[0]	SIUL	GPIO[0]	GPIO[0]
		eTimer_0	ETC[0]	ETC[0]
73		DSPI_2	SCK	SCK
		SIUL	_	EIRQ[0]
		SIUL	GPIO[1]	GPIO[1]
		eTimer_0	ETC[1]	ETC[1]
74	A[1]	DSPI_2	SOUT	_
	-	SIUL	_	EIRQ[1]
		SIUL	GPIO[107]	GPIO[107]
75	G[11]	FlexRay	DBG3	_
	-	FlexPWM_0	—	FAULT[3]
		SIUL	GPIO[58]	GPIO[58]
76	D[10]	FlexPWM_0	A[0]	A[0]
	5[10]	eTimer_0	_	ETC[0]
		SIUL	GPIO[106]	GPIO[106]
	-	FlexRay	DBG2	
77	G[10]	DSPI_2	CS3	_
	+	 FlexPWM_0		FAULT[2]

Table 4. LQFP144 pin function summary (continued)



DocID023953 Rev 5

Pin #	Port/function	Peripheral	Output function	Input function
		SIUL	GPIO[59]	GPIO[59]
78	D[11]	FlexPWM_0	B[0]	B[0]
	-	eTimer_0	—	ETC[1]
		SIUL	GPIO[105]	GPIO[105]
	-	FlexRay	DBG1	_
79	G[9]	DSPI_1	CS1	_
	-	FlexPWM_0	_	FAULT[1]
	-	SIUL	_	EIRQ[29]
		SIUL	GPIO[43]	GPIO[43]
80	C[11]	eTimer_0	ETC[4]	ETC[4]
	-	DSPI_2	CS2	
		SIUL	GPIO[104]	GPIO[104]
	-	FlexRay	DBG0	
81	G[8]	DSPI_0	CS1	_
	-	FlexPWM_0	_	FAULT[0]
		SIUL	_	EIRQ[21]
	2 C[12]	SIUL	GPIO[44]	GPIO[44]
82		eTimer_0	ETC[5]	ETC[5]
	-	DSPI_2	CS3	
		SIUL	GPIO[103]	GPIO[103]
83	G[7]	FlexPWM_0	B[3]	B[3]
		SIUL	GPIO[2]	GPIO[2]
	-	eTimer_0	ETC[2]	ETC[2]
		FlexPWM_0	A[3]	A[3]
84	A[2]	DSPI_2		SIN
	-	MC_RGM	_	ABS[0]
	-	SIUL	_	EIRQ[2]
		SIUL	GPIO[101]	GPIO[101]
85	G[5]	FlexPWM_0	X[3]	X[3]
	-	 DSPI_2	CS3	
		SIUL	GPIO[21]	GPIO[21]
86	B[5]	JTAGC		TDI
87	TMS			
88	ТСК			

Table 4. LQFP144 pin function summary (continued)



Pin #	Port/function	Peripheral	Output function	Input function
		SIUL	GPIO[20]	GPIO[20]
89	B[4]	JTAGC	TDO	_
90	V _{SS_HV_IO}		_	
91	V _{DD_HV_IO}		_	
		SIUL	GPIO[3]	GPIO[3]
		eTimer_0	ETC[3]	ETC[3]
00	4/01	DSPI_2	CS0	CS0
92	A[3]	FlexPWM_0	B[3]	B[3]
		MC_RGM	—	ABS[2]
		SIUL	—	EIRQ[3]
93	V _{DD_LV_COR}		_	
94	V _{SS_LV_COR}		—	
95	V _{DD_HV_REG_1}			
96	V _{SS_HV_FLA}		—	
97	V _{DD_HV_FLA}		—	
98	CIGI	SIUL	GPIO[102]	GPIO[102]
90	G[6]	FlexPWM_0	A[3]	A[3]
		SIUL	GPIO[60]	GPIO[60]
99	D[12]	FlexPWM_0	X[1]	X[1]
		LINFlexD_1	—	RXD
		SIUL	GPIO[100]	GPIO[100]
100	G[4]	FlexPWM_0	B[2]	B[2]
		eTimer_0	—	ETC[5]
		SIUL	GPIO[45]	GPIO[45]
101	C[13]	eTimer_1	ETC[1]	ETC[1]
101	6[13]	CTU_0	—	EXT_IN
		FlexPWM_0	—	EXT_SYNC
		SIUL	GPIO[98]	GPIO[98]
102	G[2]	FlexPWM_0	X[2]	X[2]
	ł	DSPI_1	CS1	
		SIUL	GPIO[46]	GPIO[46]
103	C[14]	eTimer_1	ETC[2]	ETC[2]
		CTU_0	EXT_TGR	

Table 4. LQFP144 pin function summary (continued)



Pin #	Port/function	Peripheral	Output function	Input function
		SIUL	GPIO[99]	GPIO[99]
104	G[3]	FlexPWM_0	A[2]	A[2]
		eTimer_0	_	ETC[4]
		SIUL	GPIO[62]	GPIO[62]
105	D[14]	FlexPWM_0	B[1]	B[1]
		eTimer_0	_	ETC[3]
		SIUL	GPIO[92]	GPIO[92]
106	F[12]	eTimer_1	ETC[3]	ETC[3]
	-	SIUL	—	EIRQ[30]
107	V _{PP_TEST} ⁽¹⁾		—	
	_	SIUL	GPIO[4]	GPIO[4]
	-	eTimer_1	ETC[0]	ETC[0]
		DSPI_2	CS1	_
108	A[4]	eTimer_0	ETC[4]	ETC[4]
	-	MC_RGM	_	FAB
		SIUL	_	EIRQ[4]
		SIUL	GPIO[16]	GPIO[16]
		FlexCAN_0	TXD	_
109	B[0]	eTimer_1	ETC[2]	ETC[2]
	B[0]	SSCM	DEBUG[0]	_
	-	SIUL	_	EIRQ[15]
		SIUL	GPIO[17]	GPIO[17]
	-	eTimer_1	ETC[3]	ETC[3]
		SSCM	DEBUG[1]	_
110	B[1] -	FlexCAN_0	—	RXD
	-	FlexCAN_1	_	RXD
		SIUL		EIRQ[16]
		SIUL	GPIO[42]	GPIO[42]
		DSPI_2	CS2	_
111	C[10]	FlexPWM_0	A[3]	A[3]
		FlexPWM_0		FAULT[1]
		SIUL	GPIO[93]	GPIO[93]
112	F[13]	eTimer_1	ETC[4]	ETC[4]
	-	SIUL		EIRQ[31]

Table 4. LQFP144	pin function	summary (continued)
	P	•••••••



Pin #	Port/function	Peripheral	Output function	Input function
		SIUL	GPIO[95]	GPIO[95]
113	F[15]	LINFlexD_1	_	RXD
		FlexCAN_2	TXD	_
		SIUL	GPIO[18]	GPIO[18]
	D/OI	LINFlexD_0	TXD	_
114	B[2] -	SSCM	DEBUG[2]	_
		SIUL	_	EIRQ[17]
		SIUL	GPIO[94]	GPIO[94]
115	F[14]	LINFlexD_1	TXD	_
		FlexCAN_2	_	RXD
		SIUL	GPIO[19]	GPIO[19]
116	B[3]	SSCM	DEBUG[3]	_
	D[3]	LINFlexD_0	_	RXD
		SIUL	GPI0[77]	GPIO[77]
	E[13]	eTimer_0	ETC[5]	ETC[5]
117		DSPI_2	CS3	—
		SIUL	_	EIRQ[25]
		SIUL	GPIO[10]	GPIO[10]
		DSPI_2	CS0	CS0
118	A[10]	FlexPWM_0	B[0]	B[0]
	-	FlexPWM_0	X[2]	X[2]
		SIUL	_	EIRQ[9]
		SIUL	GPIO[78]	GPIO[78]
119	E[14]	eTimer_1	ETC[5]	ETC[5]
	F	SIUL		EIRQ[26]
		SIUL	GPIO[11]	GPIO[11]
	F	DSPI_2	SCK	SCK
120	A[11]	FlexPWM_0	A[0]	A[0]
	F	FlexPWM_0	A[2]	A[2]
	F	SIUL		EIRQ[10]
		SIUL	GPIO[79]	GPIO[79]
121	E[15]	DSPI_0	CS1	_
		SIUL		EIRQ[27]

Table 4. LQFP144 pin function summary (continued)



Pin #	Port/function	Peripheral	Output function	Input function
		SIUL	GPIO[12]	GPIO[12]
		DSPI_2	SOUT	_
122	A[12]	FlexPWM_0	A[2]	A[2]
		FlexPWM_0	B[2]	B[2]
		SIUL	_	EIRQ[11]
123	JCOMP	_	—	JCOMP
		SIUL	GPIO[47]	GPIO[47]
		FlexRay	CA_TR_EN	_
104	0[45]	eTimer_1	ETC[0]	ETC[0]
124	C[15]	FlexPWM_0	A[1]	A[1]
		CTU_0	—	EXT_IN
		FlexPWM_0	—	EXT_SYNC
	D[0]	SIUL	GPIO[48]	GPIO[48]
125		FlexRay	CA_TX	_
125		eTimer_1	ETC[1]	ETC[1]
		FlexPWM_0	B[1]	B[1]
126	V _{DD_HV_IO}			
127	V _{SS_HV_IO}		—	
		SIUL	GPIO[51]	GPIO[51]
128	0(3)	FlexRay	CB_TX	_
120	D[3]	eTimer_1	ETC[4]	ETC[4]
		FlexPWM_0	A[3]	A[3]
		SIUL	GPIO[52]	GPIO[52]
129	D[4]	FlexRay	CB_TR_EN	_
129	D[4] -	eTimer_1	ETC[5]	ETC[5]
		FlexPWM_0	B[3]	B[3]
130	V _{DD_HV_REG_2}		_	
131	V _{DD_LV_COR}		_	
132	V _{SS_LV_COR}		_	
		SIUL	GPIO[80]	GPIO[80]
133	F[0] -	FlexPWM_0	A[1]	A[1]
100	Γ[U]	eTimer_0	_	ETC[2]
	Γ	SIUL	-	EIRQ[28]

 Table 4. LQFP144 pin function summary (continued)



Pin #	Port/function	Peripheral	Output function	Input function
		SIUL	GPIO[9]	GPIO[9]
10.4	4/01	DSPI_2	CS1	
134	A[9]	FlexPWM_0	B[3]	B[3]
		FlexPWM_0	_	FAULT[0]
135	V _{DD_LV_COR}			
		SIUL	GPIO[13]	GPIO[13]
		FlexPWM_0	B[2]	B[2]
136	A[13]	DSPI_2	—	SIN
		FlexPWM_0	_	FAULT[0]
		SIUL	—	EIRQ[12]
137	V _{SS_LV_COR}		_	
	B[6]	SIUL	GPIO[22]	GPIO[22]
138		MC_CGM	clk_out	
130		DSPI_2	CS2	—
		SIUL	—	EIRQ[18]
139	E[2]	SIUL	GPIO[83]	GPIO[83]
139	F[3]	DSPI_0	CS6	—
		SIUL	GPIO[50]	GPIO[50]
140	וניוס	eTimer_1	ETC[3]	ETC[3]
140	D[2]	FlexPWM_0	X[3]	X[3]
		FlexRay	—	CB_RX
141	FCCU_F[1]	FCCU	F[1]	F[1]
		SIUL	GPIO[38]	GPIO[38]
		DSPI_0	SOUT	_
142	C[6]	FlexPWM_0	B[1]	B[1]
		SSCM	DEBUG[6]	—
		SIUL	—	EIRQ[24]
		SIUL	GPIO[14]	GPIO[14]
143	A[14]	FlexCAN_1	TXD	_
140	A[14]	eTimer_1	ETC[4]	ETC[4]
		SIUL	—	EIRQ[13]

Table 4. LQFP144 pin function summary (continued)



Pin #	Port/function	Peripheral	Output function	Input function
		SIUL	GPIO[15]	GPIO[15]
		eTimer_1	ETC[5]	ETC[5]
144	144 A[15]	FlexCAN_1	—	RXD
		FlexCAN_0	—	RXD
		SIUL	_	EIRQ[14]

Table 4. LQFP144 pin function summary (continued)

1. V_{PP_TEST} should always be tied to ground (V_{SS}) for normal operations.

2.2 Supply pins

Table 5. Supply pins

	Supply	Pi	า #
Symbol	Description	100 Pkg	144 Pkg
	VREG control and power supply pins		
BCTRL	Voltage regulator external NPN ballast base control pin	47	69
V _{DD_LV_COR}	Core logic supply	48	70
V _{SS_LV_COR}	Core regulator ground	49	71
V _{DD_HV_PMU}	Voltage regulator supply	50	72
	ADC_0/ADC_1 reference voltage and ADC supply		
V _{DD_HV_ADR0}	ADC_0 high reference voltage	33	50
V _{SS_HV_ADR0}	ADC_0 low reference voltage	34	51
V _{DD_HV_ADR1}	ADC_1 high reference voltage	39	56
V _{SS_HV_ADR1}	ADC_1 low reference voltage	40	57
V _{DD_HV_ADV}	ADC voltage supply for ADC_0 and ADC_1	41	58
V _{SS_HV_ADV}	ADC ground for ADC_0 and ADC_1	42	59
	Power supply pins (3.3 V)		
V _{DD_HV_IO}	3.3 V Input/Output supply voltage		6
V _{SS_HV_IO}	3.3 V Input/Output ground	_	7
V _{DD_HV_REG_0}	VDD_HV_REG_0	10	16
V _{DD_HV_IO}	3.3 V Input/Output supply voltage	13	21
V _{SS_HV_IO}	3.3 V Input/Output ground	14	22
V _{DD_HV_OSC}	Crystal oscillator amplifier supply voltage	16	27
V _{SS_HV_OSC}	Crystal oscillator amplifier ground	17	28
V _{SS_HV_IO}	3.3 V Input/Output ground	62	90
V _{DD_HV_IO}	3.3 V Input/Output supply voltage	63	91



	Supply								
Symbol	Description	100 Pkg	144 Pkg						
V _{DD_HV_REG_1}	VDD_HV_REG_1	67	95						
$V_{SS_HV_FLA}$	VSS_HV_FLA	68	96						
V _{DD_HV_FLA}	VDD_HV_FLA	69	97						
V _{DD_HV_IO}	VDD_HV_IO	87	126						
V _{SS_HV_IO}	VSS_HV_IO	88	127						
V _{DD_HV_REG_2}	VDD_HV_REG_2	91	130						
	Power supply pins (1.2 V)								
V _{SS_LV_COR}	$\label{eq:VSS_LV_COR} VSS_LV_COR \\ Decoupling pins for core logic. Decoupling capacitor must be connected \\ between these pins and the nearest V_{DD_LV_COR} pin. \\ \end{array}$	11	17						
V _{DD_LV_COR}	$\label{eq:VDD_LV_COR} VDD_LV_COR \\ Decoupling pins for core logic. Decoupling capacitor must be connected \\ between these pins and the nearest V_{SS_LV_COR} pin. \\ \end{array}$	12	18						
V _{SS} 1V2	VSS_LV_PLL0_PLL1 / 1.2 V Decoupling pins for on-chip FMPLL modules. Decoupling capacitor must be connected between this pin and V _{DD_LV_PLL} .	24	35						
V _{DD} 1V2	VDD_LV_PLL0_PLL1 Decoupling pins for on-chip FMPLL modules. Decoupling capacitor must be connected between this pin and V _{SS_LV_PLL} .	25	36						
V _{DD_LV_COR}	$\label{eq:VDD_LV_COR} VDD_LV_COR \\ Decoupling pins for core logic. Decoupling capacitor must be connected \\ between these pins and the nearest V_{SS_LV_COR} pin. \\ \end{array}$	28	39						
V _{SS_LV_COR}	$\label{eq:VSS_LV_COR} VSS_LV_COR \\ Decoupling pins for core logic. Decoupling capacitor must be connected \\ between these pins and the nearest V_{DD_LV_COR} pin. \\ \end{array}$	29	40						
V _{DD_LV_COR}	VDD_LV_COR Decoupling pins for core logic and Regulator feedback. Decoupling capacitor must be connected between this pins and V _{SS_LV_REGCOR} .	_	70						
V _{SS_LV_COR}	VSS_LV_REGCOR0 Decoupling pins for core logic and Regulator feedback. Decoupling capacitor must be connected between this pins and V _{DD_LV_REGCOR} .	_	71						
V _{DD_LV_COR}	$\label{eq:VDD_LV_COR} VDD_LV_COR \\ Decoupling pins for core logic. Decoupling capacitor must be connected \\ between these pins and the nearest V_{SS_LV_COR} pin. \\ \end{array}$	65	93						
V _{SS_LV_COR}	VSS_LV_COR / 1.2 V Decoupling pins for core logic. Decoupling capacitor must be connected between these pins and the nearest V _{DD_LV_COR pin} .	66	94						
V _{DD} 1V2	VDD_LV_COR Decoupling pins for core logic. Decoupling capacitor must be connected between these pins and the nearest $V_{DD\ LV\ COR}$ pin.	92	131						

Table 5. Supply pins (continued)



	Supply	Pi	n #
Symbol	Description	100 Pkg	144 Pkg
V _{SS} 1V2	VSS_LV_COR Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV_COR}$ pin.	93	132
V _{DD} 1V2	$\label{eq:VDD_LV_COR} VDD_LV_COR / \\ Decoupling pins for core logic. Decoupling capacitor must be connected \\ between these pins and the nearest V_{DD_LV_COR} pin.$	_	135
V _{SS} 1V2	VSS_LV_COR / Decoupling pins for core logic. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV_COR}$ pin.	_	137

Table 5. Supply pins (continued)

2.3 System pins

			Piı	า #
Symbol	Description	Direction	100 pkg	144 pkg
	Dedicated pins			
MDO0 ⁽¹⁾	Nexus Message Data Output — line	Output only	_	9
NMI ⁽²⁾	Non Maskable Interrupt	Input only	1	1
XTAL	Input for oscillator amplifier circuit and internal clock generator	Input only	18	29
EXTAL ⁽³⁾	Oscillator amplifier output	Input/Output ⁽⁴⁾	19	30
TMS ⁽²⁾	JTAG state machine control	Input only	59	87
TCK ⁽²⁾	JTAG clock	Input only	60	88
JCOMP ⁽⁵⁾	JTAG compliance select	Input only	84	123
	Reset pin			
RESET	Bidirectional reset with Schmitt-Trigger characteristics and noise filter. This pin has medium drive strength. Output drive is open drain and must be terminated by an external resistor of value 1KOhm. ⁽⁶⁾	Bidirectional	20	31
	Test pin	·		
VPP TEST	Pin for testing purpose only. To be tied to ground in normal operating mode.		74	107

Table 6. System pins

1. This pad is configured for Fast (F) pad speed.

2. This pad contains a weak pull-up.

3. EXTAL is an "Output" in "crystal" mode, and is an "Input" in "ext clock" mode.

4. In XOSC Bypass Mode, the analog portion of crystal oscillator (amplifier) is disabled. An external clock can be applied at EXTAL as an input. In XOSC Normal Mode, EXTAL is an output

5. This pad contains a weak pull-down.



6. RESET output shall be considered valid only after the 3.3V supply reaches its stable value.

None of system pins (except RESET) provides an open drain output.

2.4 Pin muxing

Table 7 defines the pin list and muxing for this device.

Each entry of *Table 7* shows all the possible configurations for each pin, via the alternate functions. The default function assigned to each pin after reset is indicated by ALTO.

Note: Pins labeled "NC" are to be left unconnected. Any connection to an external circuit or voltage may cause unpredictable device behavior or damage.

Pins labeled "Reserved" are to be tied to ground. Not doing so may cause unpredictable device behavior.

Port	PCR	PCR Peripheral	PCR Peripheral output	Peripheral output	Output	Input	Input mux	Weak pull config	speed ⁽¹⁾		Pin #	
name	FUR	renpheral	function	mux sel	functions	select	during reset	SRC = 1	SRC = 0	100 pkg	144 pkg	
				Р	Port A							
		SIUL	GPIO[0]	ALT0	GPIO[0]	—						
A[0]	PCR[0]	eTimer_0	ETC[0]	ALT1	ETC[0]	PSMI[35]; PADSEL=0	Pull	М	s	51	73	
A[0]	FCR[0]	DSPI_2	SCK	ALT2	SCK	PSMI[1]; PADSEL=0	down	IVI	3	51	15	
		SIUL		—	EIRQ[0]	—						
	PCR[1]	SIUL	GPIO[1]	ALT0	GPIO[1]	—						
A[1]		eTimer_0	ETC[1]	ALT1	ETC[1]	PSMI[36]; PADSEL=0		м	S	52	74	
		DSPI_2	SOUT	ALT2	—	—						
		SIUL	_	—	EIRQ[1]	—						
		SIUL	GPIO[2]	ALT0	GPIO[2]							
		eTimer_0	ETC[2]	ALT1	ETC[2]	PSMI[37]; PADSEL=0						
A[2]	PCR[2]	FlexPWM_0	A[3]	ALT3	A[3]	PSMI[23]; PADSEL=0	Pull	м	S	57	84	
		DSPI_2	_	_	SIN	PSMI[2]; PADSEL=0	down					
	F	MC_RGM	_	—	ABS[0]	—						
		SIUL	_	_	EIRQ[2]	_						

Table 7. Pin muxing



Port	PCR	Peripheral	Alternate	Output	Input	Input mux	Weak pull config	Pa spee		Pi	n #
name	PCK	Feripiteral	output function	mux sel	functions	select	during reset	SRC = 1	SRC = 0	100 pkg	144 pkg
		SIUL	GPIO[3]	ALT0	GPIO[3]						
		eTimer_0	ETC[3]	ALT1	ETC[3]	PSMI[38]; PADSEL=0					
A[3]	PCR[3]	DSPI_2	CS0	ALT2	CS0	PSMI[3]; PADSEL=0	Pull down	М	S	64	92
		FlexPWM_0	B[3]	ALT3	B[3]	PSMI[27]; PADSEL=0	down				
		MC_RGM	_	—	ABS[2]	_					
		SIUL	_	—	EIRQ[3]	_					
		SIUL	GPIO[4]	ALT0	GPIO[4]						
		eTimer_1	ETC[0]	ALT1	ETC[0]	PSMI[9]; PADSEL=0					
A[4]	DCDIAI	DSPI_2	CS1	ALT2	—		Pull	М	S	75	108
7[4]		eTimer_0	ETC[4]	ALT3	ETC[4]	PSMI[7]; PADSEL=0	down	IVI	3	75	100
		MC_RGM	_	—	FAB	-					
		SIUL	_	—	EIRQ[4]	_					
		SIUL	GPIO[5]	ALT0	GPIO[5]						
		DSPI_1	CS0	ALT1	CS0	_					
A[5]	PCR[5]	eTimer_1	ETC[5]	ALT2	ETC[5]	PSMI[14]; PADSEL=0	Pull down	М	S	8	14
		DSPI_0	CS7	ALT3	—	_					
		SIUL	—	—	EIRQ[5]						
		SIUL	GPIO[6]	ALT0	GPIO[6]						
A[6]	PCR[6]	DSPI_1	SCK	ALT1	SCK		Pull down	М	S	2	2
		SIUL			EIRQ[6]	_					
		SIUL	GPIO[7]	ALT0	GPIO[7]						
A[7]	PCR[7]	DSPI_1	SOUT	ALT1			Pull	М	S	4	10
, , , , , ,		SIUL	—		EIRQ[7]		down	141			.0
		FlexCAN_2	RXD	ALT2	—	—					
		SIUL	GPIO[8]	ALT0	GPIO[8]	—					
A[8]	PCR[8]	DSPI_1	—		SIN	—	Pull	М	S	6	12
	[•]	SIUL	—		EIRQ[8]	—	down		-	-	
		FlexCAN_2	TXD	ALT2	—	—					

Table 7. Pin muxing (continued)



Port	PCR	Peripheral	Alternate output	Output	Input	Input mux	Weak pull config	Pa spee		Piı	n #
name	FUK	Feripiteral	function	mux sel	functions	select	during reset	SRC = 1	SRC = 0	100 pkg	144 pkg
		SIUL	GPIO[9]	ALT0	GPIO[9]	—					
		DSPI_2	CS1	ALT1		—					
A[9]	PCR[9]	FlexPWM_0	B[3]	ALT3	B[3]	PSMI[27]; PADSEL=1	Pull down	М	S	94	134
		FlexPWM_0	_	_	FAULT[0]	PSMI[16]; PADSEL=0					
		SIUL	GPIO[10]	ALT0	GPIO[10]	_					
		DSPI_2	CS0	ALT1	CS0	PSMI[3]; PADSEL=1					
A[10]	PCR[10]	FlexPWM_0	B[0]	ALT2	B[0]	PSMI[24]; PADSEL=0	Pull down	М	S	81	118
		FlexPWM_0	X[2]	ALT3	X[2]	PSMI[29]; PADSEL=0					
		SIUL	_	—	EIRQ[9]	—					
		SIUL	GPIO[11]	ALT0	GPIO[11]	—					
		DSPI_2	SCK	ALT1	SCK	PSMI[1]; PADSEL=1					
A[11]	PCR[11]	FlexPWM_0	A[0]	ALT2	A[0]	PSMI[20]; PADSEL=0	Pull down	М	S	82	120
		FlexPWM_0	A[2]	ALT3	A[2]	PSMI[22]; PADSEL=0					
		SIUL		—	EIRQ[10]	_					
		SIUL	GPIO[12]	ALT0	GPIO[12]						
		DSPI_2	SOUT	ALT1	_						
A[12]	PCR[12]	FlexPWM_0	A[2]	ALT2	A[2]	PSMI[22]; PADSEL=1	Pull down	М	S	83	122
		FlexPWM_0	B[2]	ALT3	B[2]	PSMI[26]; PADSEL=0	-				
		SIUL			EIRQ[11]						

Table 7. Pin muxing (continued)



Port	PCR	Peripheral	Alternate output	Output	Input	Input mux	Weak pull config	Pa spee		Pii	n #					
name	T OK	renpiierai	function	mux sel	functions	select	during reset	SRC = 1	SRC = 0	100 pkg	144 pkg					
		SIUL	GPIO[13]	ALT0	GPIO[13]	_										
		FlexPWM_0	B[2]	ALT2	B[2]	PSMI[26]; PADSEL=1										
A[13]	PCR[13]	DSPI_2		_	SIN	PSMI[2]; PADSEL=1	Pull down	М	s	95	136					
		FlexPWM_0	_	_	FAULT[0]	PSMI[16]; PADSEL=1										
		SIUL		_	EIRQ[12]	_										
		SIUL	GPIO[14]	ALT0	GPIO[14]	—										
		FlexCAN_1	TXD	ALT1	_	_	Pull									
A[14]	PCR[14]	eTimer_1	ETC[4]	ALT2	ETC[4]	PSMI[13]; PADSEL=0	down	М	S	99	143					
		SIUL		—	EIRQ[13]	_										
		SIUL	GPIO[15]	ALT0	GPIO[15]	_										
		eTimer_1	ETC[5]	ALT2	ETC[5]	PSMI[14]; PADSEL=1										
A[15]	PCR[15]	FlexCAN_1		_	RXD	PSMI[34]; PADSEL=0	Pull down	М	s	100	144					
		FlexCAN_0	_	—	RXD	PSMI[33]; PADSEL=0										
		SIUL		_	EIRQ[14]	—										
				P	ort B											
		SIUL	GPIO[16]	ALT0	GPIO[16]	_										
		FlexCAN_0	TXD	ALT1												
B[0]		PCR[16]	eTimer_1	ETC[2]	ALT2	ETC[2]	PSMI[11]; PADSEL=0	11]; Pull N L=0 down					М	S	76	109
		SSCM	DEBUG[0]	ALT3												
		SIUL	—	_	EIRQ[15]	—										

Table 7. Pin muxing (continued)



Port	PCR	Peripheral	Alternate output	Output	Input	Input mux	Weak pull config	Pa spee		Pii	n #
name	PCK	renpheral	function	mux sel	functions	select	during reset	SRC = 1	SRC = 0	100 pkg	144 pkg
		SIUL	GPIO[17]	ALT0	GPIO[17]	—					
		eTimer_1	ETC[3]	ALT2	ETC[3]	PSMI[12]; PADSEL=0					
		SSCM	DEBUG[1]	ALT3	—	—	Pull				
B[1]	PCR[17]	FlexCAN_0	_	_	RXD	PSMI[33]; PADSEL=1	down	М	S	77	110
		FlexCAN_1	_	_	RXD	PSMI[34]; PADSEL=1					
		SIUL	—	—	EIRQ[16]	_					
		SIUL	GPIO[18]	ALT0	GPIO[18]	_					
B[2]	PCR[18]	LINFlex_0	TXD	ALT1	—	—	Pull	М	S	79	114
		SSCM	DEBUG[2]	ALT3	_	—	down	101	0	10	
		SIUL			EIRQ[17]						
		SIUL	GPIO[19]	ALT0	GPIO[19]	—					
B[3]	PCR[19]	SSCM	DEBUG[3]	ALT3	_	_	Pull	М	s	80	116
		LINFlex_0	—	—	RXD	PSMI[31]; PADSEL=0	down		-		
B[4] ⁽²⁾	PCR[20]	SIUL	GPIO[20]	ALT0	GPIO[20]	—	Pull	F	S	61	89
Б[4]` ′	PCR[20]	JTAGC	TDO	ALT1	—	—	down	F	5	01	09
B[5]	PCR[21]	SIUL	GPIO[21]	ALT0	GPIO[21]	—	Pull up	М	S	58	86
Б[Э]	FUR[ZI]	JTAGC	—	—	TDI	—	r uii up	IVI	3	50	00
		SIUL	GPIO[22]	ALT0	GPIO[22]	—					
B[6]	PCR[22]	MC_CGM	clk_out	ALT1	—	—	Pull	F	S	96	138
Б[0]	FUR[22]	DSPI_2	CS2	ALT2	—	—	down	Г	3	90	150
		SIUL	—		EIRQ[18]	—					
		SIUL	—	ALT0	GPI[23]	—					
B[7]	PCR[23]	LINFlex_0	_	—	RXD	PSMI[31]; PADSEL=1	_	—	_	30	43
		ADC_0	—	—	AN[0] ⁽³⁾	—					
		SIUL	_	ALT0	GPI[24]	_					
B[8]	PCR[24]	eTimer_0	_	_	ETC[5]	PSMI[8]; PADSEL=2	_	_	_	31	47
		ADC_0	—	_	AN[1] ⁽³⁾						

Table 7. Pin muxing (continued)



Port	PCR	Peripheral	Alternate output	Output	Input	Input mux	Weak pull config	Pa spee		Piı	n #
name	FCK	renpilerai	function	mux sel	functions	select	during reset	SRC = 1	SRC = 0	100 pkg	144 pkg
		SIUL	_	ALT0	GPI[25]	_					
B[9]	PCR[25]	ADC_0 ADC_1	_	_	AN[11] ⁽³⁾	_	_	—	_	35	52
		SIUL		ALT0	GPI[26]	—					
B[10]	PCR[26]	ADC_0 ADC_1	_	_	AN[12] ⁽³⁾	—		—	-	36	53
		SIUL	_	ALT0	GPI[27]	_					
B[11]	PCR[27]	ADC_0 ADC_1	_	_	AN[13] ⁽³⁾	_	_	_	_	37	54
		SIUL		ALT0	GPI[28]	_					
B[12]	PCR[28]	ADC_0 ADC_1		_	AN[14] ⁽³⁾	_	_	_	_	38	55
		SIUL		ALT0	GPI[29]	_					
B[13]	PCR[29]	LINFlex_1	_	_	RXD	PSMI[32]; PADSEL=0	_	—	_	43	60
		ADC_1	_	—	AN[0] ⁽³⁾	_					
		SIUL		ALT0	GPI[30]						
B[14]	PCR[30]	eTimer_0	_	—	ETC[4]	PSMI[7]; PADSEL=2	_	_	_	44	64
		SIUL			EIRQ[19]						
		ADC_1			AN[1] ⁽³⁾						
		SIUL	_	ALT0	GPI[31]	_					
B[15]	PCR[31]	SIUL		—	EIRQ[20]		—	—	—	—	62
		ADC_1		—	AN[2] ⁽³⁾						
				P	ort C						
C[0]	PCR[32]	SIUL	—	ALT0	GPI[32]	—	_	_		45	66
-[*]	· · · · · · · · · · · · · · · · · · ·	ADC_1	—		AN[3] ⁽³⁾						
C[1]	PCR[33]	SIUL	_	ALT0	GPI[33]	—	_	_		_	41
	r 1	ADC_0	_		AN[2] ⁽³⁾						
C[2]	PCR[34]	SIUL	—	ALT0	GPI[34]	—	_	_	_	_	45
	L- J	ADC_0		—	AN[3] ⁽³⁾						-

 Table 7. Pin muxing (continued)

DocID023953 Rev 5



Port	PCR	Peripheral	Alternate output	Output	Input	Input mux	Weak pull config	Pa spee		Piı	n #
name	FCK	renpilerai	function	mux sel	functions	select	during reset	SRC = 1	SRC = 0	100 pkg	144 pkg
		SIUL	GPIO[36]	ALT0	GPIO[36]	_					
		DSPI_0	CS0	ALT1	CS0						
C[4]	PCR[36]	FlexPWM_0	X[1]	ALT2	X[1]	PSMI[28]; PADSEL=0	Pull down	М	S	5	11
		SSCM	DEBUG[4]	ALT3	_						
		SIUL	_	—	EIRQ[22]	_					
		SIUL	GPIO[37]	ALT0	GPIO[37]						
		DSPI_0	SCK	ALT1	SCK	_					
C[5]	PCR[37]	SSCM	DEBUG[5]	ALT3	—	_	Pull	М	s	7	13
		FlexPWM_0	—	—	FAULT[3]	PSMI[19]; PADSEL=0	down		_		
		SIUL	—	—	EIRQ[23]	_					
		SIUL	GPIO[38]	ALT0	GPIO[38]	_					
		DSPI_0	SOUT	ALT1	—						
C[6]	PCR[38]	FlexPWM_0	B[1]	ALT2	B[1]	PSMI[25]; PADSEL=0	Pull down	М	S	98	142
		SSCM	DEBUG[6]	ALT3	—	_					
		SIUL	—	—	EIRQ[24]	-					
		SIUL	GPIO[39]	ALT0	GPIO[39]						
C[7]	PCR[39]	FlexPWM_0	A[1]	ALT2	A[1]	PSMI[21]; PADSEL=0	Pull	М	S	9	15
		SSCM	DEBUG[7]	ALT3	—		down				
		DSPI_0	—	—	SIN	—					
		SIUL	GPIO[42]	ALT0	GPIO[42]						
		DSPI_2	CS2	ALT1	_						
C[10]	PCR[42]	FlexPWM_0	A[3]	ALT3	A[3]	PSMI[23]; PADSEL=1	Pull down	М	S	78	111
		FlexPWM_0	—	_	FAULT[1]	PSMI[17]; PADSEL=0					
		SIUL	GPIO[43]	ALT0	GPIO[43]	_					
C[11]	PCR[43]	eTimer_0	ETC[4]	ALT1	ETC[4]	PSMI[7]; PADSEL=1	Pull down	М	S	55	80
		DSPI_2	CS2	ALT2	_	_	1				

Table 7. Pin muxing (continued)



Port	PCR	Peripheral	Alternate output	Output	Input	Input mux	Weak pull config	Pa spee		Piı	n #
name	TOK	renpiierai	function	mux sel	functions	select	during reset	SRC = 1	SRC = 0	100 pkg	144 pkg
		SIUL	GPIO[44]	ALT0	GPIO[44]	—					
C[12]	PCR[44]	eTimer_0	ETC[5]	ALT1	ETC[5]	PSMI[8]; PADSEL=0	Pull down	М	S	56	82
		DSPI_2	CS3	ALT2	—	—					
		SIUL	GPIO[45]	ALT0	GPIO[45]	—					
		eTimer_1	ETC[1]	ALT1	ETC[1]	PSMI[10]; PADSEL=0	Pull				
C[13]	PCR[45]	CTU_0	_	_	EXT_IN	PSMI[0]; PADSEL=0	down	М	S	71	101
		FlexPWM_0	_	—	EXT_SYN C	PSMI[15]; PADSEL=0					
		SIUL	GPIO[46]	ALT0	GPIO[46]	—					
C[14]	PCR[46]	eTimer_1	ETC[2]	ALT1	ETC[2]	PSMI[11]; PADSEL=1	Pull down	М	S	72	103
		CTU_0	EXT_TGR	ALT2	—	—					
		SIUL	GPIO[47]	ALT0	GPIO[47]	—					
		FlexRay	CA_TR_E N	ALT1	_	_					
		eTimer_1	ETC[0]	ALT2	ETC[0]	PSMI[9]; PADSEL=1	Pull				
C[15]	PCR[47]	FlexPWM_0	A[1]	ALT3	A[1]	PSMI[21]; PADSEL=1	down	SYM	S	85	124
		CTU_0		_	EXT_IN	PSMI[0]; PADSEL=1					
		FlexPWM_0			EXT_SYN C	PSMI[15]; PADSEL=1					
				P	Port D						
		SIUL	GPIO[48]	ALT0	GPIO[48]	—					
		FlexRay	CA_TX	ALT1		—					
D[0]	PCR[48]	eTimer_1	ETC[1]	ALT2	ETC[1]	PSMI[10]; PADSEL=1	Pull down	SYM	S	86	125
		FlexPWM_0	B[1]	ALT3	B[1]	PSMI[25]; PADSEL=1					

Table 7. Pin muxing (continued)



Port	PCR	Peripheral	Alternate output	Output	Input	Input mux	Weak pull config	Pa spee		Piı	n #
name	FCK	renpilerai	function	mux sel	functions	select	during reset	SRC = 1	SRC = 0	100 pkg	144 pkg
		SIUL	GPIO[49]	ALT0	GPIO[49]	—					
D[1]	PCR[49]	eTimer_1	ETC[2]	ALT2	ETC[2]	PSMI[11]; PADSEL=2	Pull down	М	S	3	3
		CTU_0	EXT_TGR	ALT3	_	_	down				
		FlexRay	_	_	CA_RX	—					
		SIUL	GPIO[50]	ALT0	GPIO[50]	—					
D[2]	PCR[50]	eTimer_1	ETC[3]	ALT2	ETC[3]	PSMI[12]; PADSEL=1	Pull	М	S		140
	1 61(100]	FlexPWM_0	X[3]	ALT3	X[3]	PSMI[30]; PADSEL=0	down	IVI	5		140
		FlexRay		—	CB_RX	—					
		SIUL	GPIO[51]	ALT0	GPIO[51]	—					
	PCR[51]	FlexRay	CB_TX	ALT1	—	—					
D[3]		eTimer_1	ETC[4]	ALT2	ETC[4]	PSMI[13]; PADSEL=1	1 down	SYM	S	89	128
		FlexPWM_0	A[3]	ALT3	A[3]	PSMI[23]; PADSEL=2					
		SIUL	GPIO[52]	ALT0	GPIO[52]	—					
		FlexRay	CB_TR_E N	ALT1	_	_	Pull				
D[4]	PCR[52]	eTimer_1	ETC[5]	ALT2	ETC[5]	PSMI[14]; PADSEL=2	down	SYM	S	90	129
		FlexPWM_0	B[3]	ALT3	B[3]	PSMI[27]; PADSEL=2					
		SIUL	GPIO[53]	ALT0	GPIO[53]	—					
D[5]	PCR[53]	DSPI_0	CS3	ALT1	—	—	Pull	М	s	22	33
		FlexPWM_0	_	_	FAULT[2]	PSMI[18]; PADSEL=0	down		_		
		SIUL	GPIO[54]	ALT0	GPIO[54]						
		DSPI_0	CS2	ALT1	—	—					
D[6]	PCR[54]	FlexPWM_0	X[3]	ALT3	X[3]	PSMI[30]; PADSEL=1		М	S	23	34
		FlexPWM_0	_	—	FAULT[1]	PSMI[17]; PADSEL=1					

Table 7. Pin muxing (continued)



Port	PCR	Deninkenel	Alternate	Output	Input	Input mux	Weak pull config	Pad speed ⁽¹⁾		Pin #	
name		Peripheral	output function	mux sel	functions	select	during reset	SRC = 1	SRC = 0	100 pkg	144 pkg
		SIUL	GPIO[55]	ALT0	GPIO[55]	—					
		DSPI_1	CS3	ALT1	_	—	Pull				
D[7]	PCR[55]	DSPI_0	CS4	ALT3	_	—	down	М	S	26	37
		SWG	analog output	_		_					
		SIUL	GPIO[56]	ALT0	GPIO[56]	—					
	PCR[56]	DSPI_1	CS2	ALT1		—					
D[8]		eTimer_1	ETC[4]	ALT2	ETC[4]	PSMI[13]; PADSEL=2	Pull down	М	s	21	32
		DSPI_0	CS5	ALT3	_	—					
		FlexPWM_0	_	—	FAULT[3]	PSMI[19]; PADSEL=1					
		SIUL	GPIO[57]	ALT0	GPIO[57]	—					
D[9]	PCR[57]	FlexPWM_0	X[0]	ALT1	X[0]	—	Pull down	М	s	15	26
		LINFlexD_1	TXD	ALT2		—					
	PCR[58]	SIUL	GPIO[58]	ALT0	GPIO[58]	_					
D[10]		FlexPWM_0	A[0]	ALT1	A[0]	PSMI[20]; PADSEL=1	Pull down	м	S	53	76
		eTimer_0	_	_	ETC[0]	PSMI[35]; PADSEL=1	down 5];				
		SIUL	GPIO[59]	ALT0	GPIO[59]						
D[11]	PCR[59]	FlexPWM_0	B[0]	ALT1	B[0]	PSMI[24]; PADSEL=1	Pull down	М	S	54	78
		eTimer_0	_	_	ETC[1]	PSMI[36]; PADSEL=1					
		SIUL	GPIO[60]	ALT0	GPIO[60]						
D[12]	PCR[60]	FlexPWM_0	X[1]	ALT1	X[1]	PSMI[28]; PADSEL=1	Pull down	М	s	70	99
		LINFlexD_1	_	_	RXD	PSMI[32]; PADSEL=1					
		SIUL	GPIO[62]	ALT0	GPIO[62]						
D[14]	PCR[62]	FlexPWM_0	B[1]	ALT1	B[1]	PSMI[25]; PADSEL=2	Pull down	N/	s	73	105
		eTimer_0	_	_	ETC[3]	PSMI[38]; PADSEL=1	_ down				

Table 7. Pin muxing (continued)



Port	PCR	Peripheral	Alternate output	Output	Input	Input mux	Weak pull config	l speed ⁽¹⁾		Piı	n #
name	FUR	renpheral	function	mux sel	functions	select	during reset	SRC = 1	SRC = 0	100 pkg	144 pkg
				P	Port E						
E[0]	PCR[64]	SIUL	—	ALT0	GPI[64]	_	_	_		46	68
	1 01 (0+)	ADC_1	—		AN[5] ⁽³⁾	_				-10	00
E[2]	PCR[66]	SIUL		ALT0	GPI[66]	_	_	_		32	49
		ADC_0	—		AN[5] ⁽³⁾	_				52	
E[4]	PCR[68]	SIUL	—	ALT0	GPI[68]	-					42
⊑[4]	FCR[00]	ADC_0	—	—	AN[7] ⁽³⁾	_	_	_		_	42
C [C]	DCDIGOI	SIUL	—	ALT0	GPI[69]	-					4.4
E[5]	PCR[69]	ADC_0	—	—	AN[8] ⁽³⁾	_	_	_		_	44
F (0)	D0D/701	SIUL	_	ALT0	GPI[70]	_					40
E[6]	PCR[70]	ADC_0	_	_	AN[4] ⁽³⁾	_	_	_		_	46
E (3)	DODIZAL	SIUL	—	ALT0	GPI[71]	_					40
E[7]	E[7] PCR[71]	ADC_0	—	—	AN[6] ⁽³⁾	_	_	_			48
F (0)	DODITO	SIUL	_	ALT0	GPI[73]	_					
E[9]	PCR[73]	ADC_1	_	_	AN[7] ⁽³⁾		_	_		—	61
F (40)	0001741	SIUL	_	ALT0	GPI[74]	_				_	
E[10]	PCR[74]	ADC_1	_	_	AN[8] ⁽³⁾	_	_	_			63
		SIUL	_	ALT0	GPI[75]						
E[11]	PCR[75]	ADC_1	_	_	AN[4] ⁽³⁾	_	_	_		—	65
FLIO	DODITO	SIUL	_	ALT0	GPI[76]	_					.
E[12]	PCR[76]	ADC_1	_	_	AN[6] ⁽³⁾		_	_		—	67
		SIUL	GPI0[77]	ALT0	GPI0[77]						
E[13]	PCR[77]	eTimer_0	ETC[5]	ALT1	ETC[5]	PSMI[8]; PADSEL=1	Pull	М	S	_	117
-[]		DSPI_2	CS3	ALT2	_		down		_		
		SIUL	_	_	EIRQ[25]	_					
		SIUL	GPIO[78]	ALT0	GPIO[78]						
E[14]	PCR[78]	eTimer_1	ETC[5]	ALT1	ETC[5]	PSMI[14]; PADSEL=3	Pull down	М	S	—	119
		SIUL	—	—	EIRQ[26]	_	1				
		SIUL	GPIO[79]	ALT0	GPIO[79]	_					
E[15]	PCR[79]	DSPI_0	CS1	ALT1	_	_	Pull down	М	s	—	121
		SIUL	—	—	EIRQ[27]						

Table 7. Pin muxing (continued)



Port	PCR	Peripheral	Alternate	Output	Input	Input mux	Weak pull config	Pad speed ⁽¹⁾		Pin #		
name		renpheral	output function	function mux sei fu	functions	nctions select		SRC = 1	SRC = 0	100 pkg	144 pkg	
	Port F											
		SIUL	GPIO[80]	ALT0	GPIO[80]							
F[0]	PCR[80]	FlexPWM_0	A[1]	ALT1	A[1]	PSMI[21]; PADSEL=2	Pull	М	S		133	
. [0]	1 01 (00)	eTimer_0	—	_	ETC[2]	PSMI[37]; PADSEL=1	down		C		100	
		SIUL	_	—	EIRQ[28]	_						
F[3]	PCR[83]	SIUL	GPIO[83]	ALT0	GPIO[83]	_	Pull	М	S		139	
1 [0]	1 01(00)	DSPI_0	CS6	ALT1	_	_	down	IVI	0		100	
F[4]	PCR[84]	SIUL	GPIO[84]	ALT0	GPIO[84]		Pull	F	S		4	
י נדי		NPC	MDO[3]	ALT2	_	_	down	-	0		-	
F[5]	PCR[85]	SIUL	GPIO[85]	ALT0	GPIO[85]		Pull	F	S		5	
1 [0]	1 01(00)	NPC	MDO[2]	ALT2	_	_	down	-	0		J	
F[6]	PCR[86]	SIUL	GPIO[86]	ALT0	GPIO[86]	_	Pull	F	S	_	8	
1 [0]	1 01 (00)	NPC	MDO[1]	ALT2	_	_	down	I	0		Ŭ	
F[7]	PCR[87]	SIUL	GPIO[87]	ALT0	GPIO[87]	_	Pull	F	S	_	19	
'[']		NPC	МСКО	ALT2	_	_	down	-	0		15	
F[8]	PCR[88]	SIUL	GPIO[88]	ALT0	GPIO[88]	_	Pull	F	S		20	
1 [0]	1 01(00)	NPC	MSEO[1]	ALT2	_	_	down	-	0		20	
F[9]	PCR[89]	SIUL	GPIO[89]	ALT0	GPIO[89]	_	Pull	F	S		23	
1[0]	1 01 (00)	NPC	MSEO[0]	ALT2	_	_	down	I	0		20	
F[10]	PCR[90]	SIUL	GPIO[90]	ALT0	GPIO[90]		Pull	F	S		24	
1[10]	1 01(30]	NPC	EVTO	ALT2	_	_	down	-	0		27	
F[11]	PCR[91]	SIUL	GPIO[91]	ALT0	GPIO[91]		Pull	М	S		25	
. []		NPC	EVTI	ALT2			down	IVI	0		25	
		SIUL	GPIO[92]	ALT0	GPIO[92]	_						
F[12]	PCR[92]	eTimer_1	ETC[3]	ALT1	ETC[3]	PSMI[12]; PADSEL=2	Pull down	М	S	—	106	
		SIUL		—	EIRQ[30]	_						
		SIUL	GPIO[93]	ALT0	GPIO[93]	—						
F[13]	PCR[93]	eTimer_1	ETC[4]	ALT1	ETC[4]	PSMI[13]; PADSEL=3	Pull down	М	S	—	112	
		SIUL			EIRQ[31]							

 Table 7. Pin muxing (continued)



Port	PCR	Peripheral	Alternate	Output	Input	Input mux	Weak pull config	Pad speed ⁽¹⁾		Pii	n #
name		Peripheral	output function	mux sel	functions	select	during reset	SRC = 1	SRC = 0	100 pkg	144 pkg
		SIUL	GPIO[94]	ALT0	GPIO[94]	_					
F[14]	PCR[94]	LINFlexD_1	TXD	ALT1			Pull down	М	S	—	115
		FlexCAN_2	RXD	ALT2							
		SIUL	GPIO[95]	ALT0	GPIO[95]	—					
F[15]	PCR[95]	LINFlexD_1	_	_	RXD	PSMI[32]; PADSEL=2	Pull down	М	S	—	113
		FlexCAN_2	TXD	ALT2							
	1			F	CCU		r	r	r		
FCCU F[0]	_	FCCU	F[0]	ALT0	F[0]	_	_	S	S	27	38
FCCU F[1]	_	FCCU	F[1]	ALT0	F[1]	_	_	S	S	97	141
	1			P	ort G		I	I		1	
	PCR[98]	SIUL	GPIO[98]	ALT0	GPIO[98]	—					
G[2]		FlexPWM_0	X[2]	ALT1	X[2]	PSMI[29]; PADSEL=1	Pull down	М	S	_	102
		DSPI_1	CS1	ALT2	_						
		SIUL	GPIO[99]	ALT0	GPIO[99]	_					
G[3]	PCR[99]	FlexPWM_0	A[2]	ALT1	A[2]	PSMI[22]; PADSEL=2	Pull down	М	s	_	104
		eTimer_0	_	_	ETC[4]	PSMI[7]; PADSEL=3					
		SIUL	GPIO[100]	ALT0	GPIO[100]						
G[4]	PCR[100]	FlexPWM_0	B[2]	ALT1	B[2]	PSMI[26]; PADSEL=2	Pull down	М	S	_	100
		eTimer_0		_	ETC[5]	PSMI[8]; PADSEL=3					
		SIUL	GPIO[101]	ALT0	GPIO[101]						
G[5]	PCR[101]	FlexPWM_0	X[3]	ALT1	X[3]	PSMI[30]; PADSEL=2	Pull down	М	S	_	85
		DSPI_2	CS3	ALT2							
		SIUL	GPIO[102]	ALT0	GPIO[102]		Pull				
G[6]	PCR[102]	FlexPWM_0	A[3]	ALT1	A[3]	PSMI[23]; PADSEL=3	down	М	S		98

Table 7. Pin muxing (continued)



Port	PCR	Peripheral	Alternate	Output	Input	Input mux	Weak pull	Pa spee		Pii	n #
name	PCK	renpheral	output function	mux sel	functions	select	config during reset	SRC = 1	SRC = 0	100 pkg	144 pkg
		SIUL	GPIO[103]	ALT0	GPIO[103]		Pull				
G[7]	PCR[103]	FlexPWM_0	B[3]	ALT1	B[3]	PSMI[27]; PADSEL=3	down	Μ	S	_	83
		SIUL	GPIO[104]	ALT0	GPIO[104]						
		FlexRay	DBG0	ALT1	—	—					
G[8]	PCR[104]	DSPI_0	CS1	ALT2	—	_	Pull	М	s	_	81
-[-]		FlexPWM_0	_		FAULT[0]	PSMI[16]; PADSEL=2	down				
		SIUL	—	-	EIRQ[21]	—					
		SIUL	GPIO[105]	ALT0	GPIO[105]	_					
		FlexRay	DBG1	ALT1	—	—					
G[9]	PCR[105]	DSPI_1	CS1	ALT2	—	_	Pull	М	s	_	79
-[-]		FlexPWM_0	_	_	FAULT[1]	PSMI[17]; PADSEL=2					
		SIUL	_		EIRQ[29]						
	PCR[106]	SIUL	GPIO[106]	ALT0	GPIO[106]						
		FlexRay	DBG2	ALT1	—	—	Dull				
G[10]		DSPI_2	CS3	ALT2	_		Pull M down	М	S	—	77
		FlexPWM_0			FAULT[2]	PSMI[18]; PADSEL=1					
		SIUL	GPIO[107]	ALT0	GPIO[107]						
G[11]	PCR[107]	FlexRay	DBG3	ALT1			Pull	М	s	_	75
		FlexPWM_0	_	_	FAULT[3]	PSMI[19]; PADSEL=2	down				
G[12]	PCR[108]	SIUL	GPIO[108]	ALT0	GPIO[108]		Pull	F	S		
G[12]		NPC	MDO[11]	ALT2	_		down	-	5		
G[13]	PCR[109]	SIUL	GPIO[109]	ALT0	GPIO[109]		Pull	F	s		
		NPC	MDO[10]	ALT2	—		down		5		
G[14]	PCR[110]	SIUL	GPIO[110]	ALT0	GPIO[110]		Pull	F	s	_	
		NPC	MDO[9]	ALT2	_	_	down	<u> </u>			
G[15]	PCR[111]	SIUL	GPIO[111]	ALT0	GPIO[111]		Pull	F	s		
		NPC	MDO[8]	ALT2	_		down		5		

Table 7. Pin muxing (continued)



Port	PCR	Derinherel	Alternate output	Output	Input	Input mux	Weak pull	Pa spee		Piı	n #
name	PCK	Peripheral	function	mux sel	functions	select	config during reset	SRC = 1	SRC = 0	100 pkg	144 pkg
				P	ort H					-	
H[0]	PCR[112]	SIUL	GPIO[112]	ALT0	GPIO[112]		Pull	F	S	_	_
11[0]	1 01(112)	NPC	MDO[7]	ALT2			down		0		
H[1]	PCR[113]	SIUL	GPIO[113]	ALT0	GPIO[113]		Pull	F	S	_	_
[.]		NPC	MDO[6]	ALT2		_	down		0		
H[2]	PCR[114]	SIUL	GPIO[114]	ALT0	GPIO[114]	_	Pull	F	S		_
יוב		NPC	MDO[5]	ALT2	_		down	-	0		
H[3]	PCR[115]	SIUL	GPIO[115]	ALT0	GPIO[115]	_	Pull	F	S		
11[3]		NPC	MDO[4]	ALT2	—	—	down	1	5	_	
		SIUL	GPIO[116]	ALT0	GPIO[116]	—					
H[4]	PCR[116]	FlexPWM_1	X[0]	ALT1	X[0]	—	Pull	М	s	_	_
		eTimer_2	ETC[0]	ALT2	ETC[0]	PSMI[39]; PADSEL=0	down		_		
		SIUL	GPIO[117]	ALT0	GPIO[117]	_					
H[5]	PCR[117]	FlexPWM_1	A[0]	ALT1	A[0]	_	Pull down	М	S	—	—
		DSPI_0	CS4	ALT3	—	_					
		SIUL	GPIO[118]	ALT0	GPIO[118]	_					
H[6]	PCR[118]	FlexPWM_1	B[0]	ALT1	B[0]	_	Pull down	М	S	—	—
		DSPI_0	CS5	ALT3	—	_					
		SIUL	GPIO[119]	ALT0	GPIO[119]	_					
H[7]	PCR[119]	FlexPWM_1	X[1]	ALT1	X[1]	_	Pull	М	s	_	_
[.]	1 01(110)	eTimer_2	ETC[1]	ALT2	ETC[1]	PSMI[40]; PADSEL=0	down		U		
		SIUL	GPIO[120]	ALT0	GPIO[120]	_					
H[8]	PCR[120]	FlexPWM_1	A[1]	ALT1	A[1]	_	Pull down	М	S	—	—
		DSPI_0	CS6	ALT3		_	uonn				
		SIUL	GPIO[121]	ALT0	GPIO[121]						
H[9]	PCR[121]	FlexPWM_1	B[1]	ALT1	B[1]		Pull down	М	S	—	_
		DSPI_0	CS7	ALT3							
		SIUL	GPIO[122]	ALT0	GPIO[122]	_					
H[10]	PCR[122]	FlexPWM_1	X[2]	ALT1	X[2]		Pull down	М	S	—	_
		eTimer_2	ETC[2]	ALT2	ETC[2]	_					

Table 7. Pin muxing (continued)



Port	PCR	Peripheral	Alternate output	Output	Input	, Input mux	Weak pull config	Pa spee		Piı	า #
name	FOR	i onpriorai	function	mux sel	functions	select	during reset	SRC = 1	SRC = 0	100 pkg	144 pkg
H[11]	PCR[123]	SIUL	GPIO[123]	ALT0	GPIO[123]		Pull	М	S		
[]	1 01([120]	FlexPWM_1	A[2]	ALT1	A[2]	_	down	IVI	0		
H[12]	PCR[124]	SIUL	GPIO[124]	ALT0	GPIO[124]	_	Pull	М	S	_	_
11[12]	1 01([124]	FlexPWM_1	B[2]	ALT1	B[2]	_	down	IVI	0		
		SIUL	GPIO[125]	ALT0	GPIO[125]						
H[13]	PCR[125]	FlexPWM_1	X[3]	ALT1	X[3]		Pull	М	S	_	_
		eTimer_2	ETC[3]	ALT2	ETC[3]	PSMI[42]; PADSEL=0	down				
		SIUL	GPIO[126]	ALT0	GPIO[126]	-					
H[14]	PCR[126]	FlexPWM_1	A[3]	ALT1	A[3]	_	Pull down	М	S	—	—
		eTimer_2	ETC[4]	ALT2	ETC[4]	-					
		SIUL	GPIO[127]	ALT0	GPIO[127]	_					
H[15]	PCR[127]	FlexPWM_1	B[3]	ALT1	B[3]	—	Pull down	М	S	—	—
		eTimer_2	ETC[5]	ALT2	ETC[5]	-					
				F	Port I						
		SIUL	GPIO[128]	ALT0	GPIO[128]						
I[0]	PCR[128]	eTimer_2	ETC[0]	ALT1	ETC[0]	PSMI[39]; PADSEL=1	Pull down	М	S	_	_
		DSPI_0	CS4	ALT2	—	-	uown				
		FlexPWM_1	—	-	FAULT[0]						
		SIUL	GPIO[129]	ALT0	GPIO[129]	_					
I[1]	PCR[129]	eTimer_2	ETC[1]	ALT1	ETC[1]	PSMI[40]; PADSEL=1	Pull down	М	S	_	_
		DSPI_0	CS5	ALT2	—	_	uown				
		FlexPWM_1	—	_	FAULT[1]						
		SIUL	GPIO[130]	ALT0	GPIO[130]	_					
I[2]	PCR[130]	eTimer_2	ETC[2]	ALT1	ETC[2]	PSMI[41]; PADSEL=1	Pull down	М	S		_
		DSPI_0	CS6	ALT2	—	_	uown				
		FlexPWM_1		_	FAULT[2]						

Table 7. Pin muxing (continued)


Port PCR		Alternate Peripheral output	Output	Input	Input mux	Weak pull config	Pad speed ⁽¹⁾		Pin #		
name	FUR	function mux sel functions select		select	during reset	SRC = 1	SRC = 0	100 pkg	144 pkg		
		SIUL	GPIO[131]	ALT0	GPIO[131]	—					
		eTimer_2	ETC[3]	ALT1	ETC[3]	PSMI[42]; PADSEL=1	Pull down	М			
I[3]	PCR[131]	DSPI_0	CS7	ALT2	—	_			S	_	—
		CTU_0	EXT_TGR	ALT3	—	—					
		FlexPWM_1	—		FAULT[3]	—					
RDY	PCR[132]	SIUL	GPIO[132]	ALT0	GPIO[132]	—	Pull	F	S		
RDY PCR[1	F UN[132]	NPC	RDY	ALT2	—	—	down		3	-	

Table 7. Pin muxing (continued)

 Programmable via the SRC (Slew Rate Control) bit in the respective Pad Configuration Register; S = Slow, M = Medium, F = Fast, SYM = Symmetric (for FlexRay).

2. The default function of this pin out of reset is ALT1 (TDO).

3. Analog.



3 Electrical characteristics

3.1 Introduction

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for this device.

This device is designed to operate at 120 MHz. The electrical specifications are preliminary and are from previous designs, design simulations, or initial evaluation. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be published after complete characterization and device qualifications have been completed.

The "Symbol" column of the electrical parameter and timings tables contains an additional column containing "SR", "CC", "P", "C", "T", or "D".

- "SR" identifies system requirements—conditions that must be provided to ensure normal device operation. An example is the input voltage of a voltage regulator.
- "CC" identifies controller characteristics—indicating the characteristics and timing of the signals that the chip provides.
- "P", "C", "T", or "D" apply only to controller characteristics—specifications that define normal device operation. They specify how each characteristic is guaranteed.
 - P: parameter is guaranteed by production testing of each individual device.
 - C: parameter is guaranteed by design characterization. Measurements are taken from a statistically relevant sample size across process variations.
 - T: parameter is guaranteed by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values are shown in the typical ("typ") column are within this category.
 - D: parameters are derived mainly from simulations.

3.2 Absolute maximum ratings

Symbol		Parameter	Conditions	Min	Мах	Unit
V _{DD_HV_REG}	SR	3.3 V voltage regulator supply voltage	—	-0.3	4.5 ^{(2), (3)}	V
V _{DD_HV_IOx}	SR	3.3 V input/output supply voltage	—	-0.3	4.5 ^{(2), (3)}	V
V _{SS_HV_IOx}	SR	Input/output ground voltage	—	-0.1	0.1	V
V _{DD_HV_FLA}	SR	3.3 V flash supply voltage	_	-0.3	4.5 ^{(2), (3)}	V
V _{SS_HV_FLA}	SR	Flash memory ground	_	-0.1	0.1	V
V _{DD_HV_OSC}	SR	3.3 V crystal oscillator amplifier supply voltage	_	-0.3	4.5 ^{(2), (3)}	V
V _{SS_HV_OSC}		3.3 V crystal oscillator amplifier reference voltage	_	-0.1	0.1	V
V _{DD_HV_ADR0} ^{(2), (3)} V _{DD_HV_ADR1}	SR	3.3 V / 5.0 V ADC_0 high reference voltage 3.3 V / 5.0 V ADC_1 high reference voltage	_	-0.3	6.4 ⁽²⁾	V

Table 8. Absolute maximum ratings⁽¹⁾



Symbol		Parameter	Conditions	Min	Мах	Unit
V _{SS_HV_ADR0} V _{SS_HV_ADR1}	SR	ADC_0 ground and low reference voltage ADC_1 ground and low reference voltage	_	-0.1	0.1	V
V _{DD_HV_ADV}	SR	3.3 V ADC supply voltage	_	-0.3	4.5 ^{(3), (4)}	V
V _{SS_HV_ADV}	SR	3.3 V ADC supply ground	_	-0.1	0.1	V
TV _{DD}	SR	Supply ramp rate	—	3.0 × 10 ⁻⁶ (3.0 V/sec)	0.5 V/µs	V/µs
V _{IN}	SR	Voltage on any pin with respect to ground (V _{SS_HV_IOx})or V _{SS_HV_ADRx}	Valid only for ADC pins	-0.3	6.0 ⁽⁴⁾	V
			Relative to V _{DD}	-0.3	V _{DD} + 0.3 ^{(4),} (5)	
I _{INJPAD}	SR	Injected input current on any pin during overload condition	—	-10	10	mA
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	_	-50	50	mA
T _{STG}	SR	Storage temperature		-55	150	°C

Table 8. Absolute maximum ratings⁽¹⁾ (continued)

 Functional operating conditions are given in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Exposure to absolute maximum rating conditions for extended periods may affect device reliability or cause permanent damage to the device.

2. Any voltage between operating condition and absolute max rating can be sustained for maximum cumulative time of 10 hours.

3. Voltage overshoots during a high-to-low or low-to-high transition must not exceed 10 seconds per instance.

4. Internal structures hold the input voltage less than the maximum voltage on all pads powered by VDDE supplies, if the maximum injection current specification is met (2 mA for all pins) and VDDE is within the operating voltage specifications.

5. V_{DD} has to be considered equal to $V_{DD_{-HV_{-ADRx}}}$ in case of ADC pins, whilst it is $V_{DD_{-HV_{-IOx}}}$ for any other pin.

3.3 Recommended operating conditions

Symbol		Parameter	Conditions	Min ⁽¹⁾	Max	Unit
V _{DD_HV_REG}	SR	3.3 V voltage regulator supply voltage	—	3.0	3.63	V
V _{SS_HV_REG}	SR	3.3 V voltage regulator reference voltage	—	0	0	V
V _{DD_HV_IOx}	SR	3.3 V input/output supply voltage	—	3.0	3.63	V
V _{SS_HV_IOx}	SR	Input/output ground voltage	—	0	0	V
V _{DD_HV_FLA}	SR	3.3 V flash supply voltage	—	3.0	3.63	V
V _{SS_HV_FLA}	SR	Flash memory ground	—	0	0	V
V _{DD_HV_OSC}	SR	3.3 V crystal oscillator amplifier supply voltage	_	3.0	3.63	V
V _{SS_HV_OSC}	SR	3.3 V crystal oscillator amplifier reference voltage	_	0	0	V
V _{DD_HV_ADR0} ⁽²⁾ , ⁽³⁾ V _{DD_HV_ADR1}	SR	3.3 V / 5.0 V ADC_0 high reference voltage 3.3 V / 5.0 V ADC_1 high reference voltage	_		o 5.5 or o 3.63	V

 Table 9. Recommended operating conditions (3.3 V)



Symbol		Parameter	Conditions	Min ⁽¹⁾	Мах	Unit
V _{DD_HV_ADV}	SR	3.3 V ADC supply voltage	—	3.0	3.63	V
V _{SS_HV_AD0} V _{SS_HV_AD1}	SR	ADC_0 ground and low reference voltage ADC_1 ground and low reference voltage	_	0	0	V
$V_{SS_HV_ADV}$	SR	3.3 V ADC supply ground	—	0	0	V
V _{DD_LV_REGCOR} ⁽⁴⁾	SR	Internal supply voltage	—	—	—	V
$V_{SS_{LV_{REGCOR}}}^{(5)}$	SR	Internal reference voltage	—	0	0	V
V _{DD_LV_CORx} ⁽²⁾	SR	Internal supply voltage	—	—	—	V
V _{SS_LV_CORx} ⁽³⁾	SR	Internal reference voltage	—	0	0	V
V _{DD_LV_PLL} ⁽²⁾	SR	Internal supply voltage	—	—	—	V
$V_{SS_{LV_{PLL}}}^{(3)}$	SR	Internal reference voltage	—	0	0	V
T _A	SR	Ambient temperature under bias	f _{CPU} ≤ 120 MHz	-40	125	°C
Т _Ј	SR	Junction temperature under bias	—	-40	150	°C

 Table 9. Recommended operating conditions (3.3 V) (continued)

1. Full functionality cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed.

2. V_{DD_HV_ADR0} and V_{DD_HV_ADR1} cannot be operated at different voltages, and need to be supplied by the same voltage source.

3. VDD_HV_ADRx must always be applied and should be stable before LBIST starts. If this supply is not above its absolute minimum level, LBIST operations can fail.

4. Can be connected to emitter of external NPN. Low voltage supplies are not under user control. They are produced by an on-chip voltage regulator.

For the device to function properly, the low voltage grounds (V_{SS_LV_xxx}) must be shorted to high voltage grounds (V_{SS_HV_xxx}) and the low voltage supply pins (V_{DD_LV_xxx}) must be connected to the external ballast emitter, if one is used.

3.4 Decoupling capacitors

The internal voltage regulator requires an external NPN ballast and some additional decoupling capacitors. These capacitors shall be placed on the board as close as possible to the associated pin.

Symbol		Parameter	Conditions ⁽¹⁾		Unit		
Symbol		Farameter	Conditions	Min			onit
C _{COL}	SR	External decoupling / stability capacitor	Accuracy -50%/+35%. Max ESR = 100 mΩ.		20		μF
C _{LV1}	SR	External decoupling / stability capacitor	Sum of C_{LV1} placed close to $V_{DD}/V_{SS_LV_CORy}$ pairs ⁽²⁾ .	12µF		40µF	μF
C _{LV2}	SR	External decoupling / stability capacitor	Sum of C _{LV2} placed close to V _{DD} /V _{SS_LV_CORy} pairs shall be between 300 nF and 900 nF.		100 ⁽²⁾		nF
C _{PMU1}	SR	External decoupling / stability capacitor	Accuracy -50%/+35%.		10		μF

Table 10	Decoupling	capacitors
----------	------------	------------



0h		Demonster	0 - m - 11 (1 - m - (1)	Conditions ⁽¹⁾			Unit
Symbo	DI	Parameter	Conditions	Min	Тур	Max	Unit
C _{PMU2}	SR	External decoupling / stability capacitor	Accuracy -50%/+35%.		100		nF
C _{REG}	SR	External decoupling / stability capacitor	Accuracy -50%/+35%.		20		μF
C _{IO1}	SR	External decoupling / stability capacitor	Accuracy -50%/+35%.		100		nF
C _{IO2}	SR	External decoupling / stability capacitor	Accuracy -50%/+35%.		470		pF
C _{FLA1}	SR	External decoupling / stability capacitor	Accuracy -50%/+35%.		100		nF
C _{FLA2}	SR	External decoupling / stability capacitor	Accuracy -50%/+35%.		10		nF
C _{OSC1}	SR	External decoupling / stability capacitor	Accuracy -50%/+35%.		100		nF
C _{OSC2}	SR	External decoupling / stability capacitor	Accuracy -50%/+35%.		10		nF
C _{PLL1}	SR	External decoupling / stability capacitor		22		100	nF
C _{ADR1}	SR	External decoupling / stability capacitor	Accuracy -50%/+35%. Ceramic capacitor.		10		nF
C _{ADR2}	SR	External decoupling / stability capacitor	Accuracy -50%/+35%. Ceramic capacitor.		47		nF
C _{ADR3}	SR	External decoupling / stability capacitor	Accuracy -50%/+35%. Electrolytic or tantalum capacitor.		1		μF
C _{ADV1}	SR	External decoupling / stability capacitor	Accuracy -50%/+35%. Ceramic capacitor.		10		nF
C _{ADV2}	SR	External decoupling / stability capacitor	Accuracy -50%/+35%. Ceramic capacitor.		47		nF
C _{ADV3}	SR	External decoupling / stability capacitor	Accuracy -50%/+35%. Electrolytic or tantalum capacitor.		1		μF

Table 10. Decoupling capacitors (continued)

1. Capacitors shall be placed as close as possible to the respective pads.

2. Total ESR considering all decoupling capacitor close to the $V_{DD}/V_{SS_{LV}CORy}$ pairs shall be between 1 m Ω and 100 m Ω .





Figure 4. Decoupling capacitors



3.5 Thermal characteristics

Symb	loc	Parameter	Conditions	Value	Unit
R_{\thetaJA}		Thermal resistance, junction-to-ambient natural	Single layer board – 1s	46	°C/W
		convection ⁽²⁾	Four layer board – 2s2p	34	
R_{\thetaJMA}			Single layer board – 1s	36	°C/W
		convection at 200 ft/min	Four layer board – 2s2p	28	
$R_{\theta JB}$	D	Thermal resistance junction-to-board ⁽³⁾	—	19	°C/W
R_{\thetaJC}	D	Thermal resistance junction-to-case ⁽⁴⁾	—	8	°C/W
Ψ_{JT}	D	Junction-to-package-top natural convection ⁽⁵⁾	—	2	°C/W

Table 11. Thermal characteristics for LQFP100 package⁽¹⁾

 Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Junction-to-Ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.

3. Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.

4. Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

 Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

Symb	ool	Parameter	Conditions	Value	Unit	
D	D	Thermal resistance, junction-to-ambient natural	Single layer board – 1s	42	°C/W	
$R_{ hetaJA}$		convection ⁽²⁾	Four layer board – 2s2p	34	0/11	
Б		D Thermal resistance, junction-to-ambient forced	Single layer board – 1s	35	°C/W	
R_{\thetaJMA}	D	convection at 200 ft/min	Four layer board – 2s2p		0/00	
$R_{\theta JB}$	D	Thermal resistance junction-to-board ⁽³⁾	—	24	°C/W	
R_{\thetaJC}	D	Thermal resistance junction-to-case ⁽⁴⁾	—	8	°C/W	
Ψ_{JT}	D	Junction-to-package-top natural convection ⁽⁵⁾	_	2	°C/W	

Table 12. Thermal characteristics for LQFP144 package⁽¹⁾

1. Thermal characteristics are targets based on simulation that are subject to change per device characterization.

2. Junction-to-Ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.

3. Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.

4. Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

 Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

3.5.1 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T_J, can be obtained from *Equation 1*:



DocID023953 Rev 5

Equation 1 $T_J = T_A + (R_{\theta JA} \times P_D)$

where:

 T_A = ambient temperature for the package (°C)

 $R_{\theta,JA}$ = junction to ambient thermal resistance (°C/W)

 P_D = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed in *Equation 2* as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

Equation 2 $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

where:

 $R_{\theta JA}$ = junction to ambient thermal resistance (°C/W)

 $R_{\theta JC}\text{=}$ junction to case thermal resistance (°C/W)

 $R_{\theta CA}$ = case to ambient thermal resistance (°C/W)

 $R_{\theta JC}$ is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using *Equation 3*:

Equation 3 $T_J = T_T + (\Psi_{JT} \times P_D)$

where:

 T_T = thermocouple temperature on top of the package (°C)

 Ψ_{JT} = thermal characterization parameter (°C/W)

 P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.



3.5.1.1 References

Semiconductor Equipment and Materials International 3081 Zanker Road San Jose, CA 95134 USA (408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the WEB in JEDEC site.

- C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
- 2. G. Kromann, S. Shidore, and S. Addison, "Thermal Modeling of a PBGA for Air-Cooled Applications," Electronic Packaging and Production, pp. 53–58, March 1998.
- 3. B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.

3.6 Electromagnetic Interference (EMI) characteristics

The characteristics in *Table 14* were measured using:

- Device configuration, test conditions, and EM testing per standard IEC61967-2
- Supply voltage of 3.3 V DC
- Ambient temperature of 25 °C

The configuration information referenced in *Table 14* is explained in *Table 13*.

Configuration name	Description
Configuration A	 High emission = all pads have max slew rate, LVDS pads running at 40 MHz Oscillator frequency = 40 MHz System bus frequency = 120 MHz No PLL frequency modulation IEC level K (≤ 30 dBµV)
Configuration B	 Reference emission = pads use min, mid and max slew rates, LVDS pads disabled Oscillator frequency = 40 MHz System bus frequency = 120 MHz 2% PLL frequency modulation IEC level K(≤ 30 dBµV)

Table 13. EMI configuration summary



Symb	ol	Parameter	Conditions	Min	Тур	Max	Unit
V_{EME}	СС	Radiated emissions	Configuration A; frequency range 150 kHz–50 MHz	—	10	—	dBμV
			Configuration A; frequency range 50– 150 MHz	_	18		
			Configuration A; frequency range 150– 500 MHz	_	30		
			Configuration A; frequency range 500– 1000 MHz	_	18		
			Configuration B; frequency range 50– 150 MHz	_	10		
			Configuration B; frequency range 50– 150 MHz	_	18	_	
			Configuration B; frequency range 150– 500 MHz	_	30		
			Configuration B; frequency range 500– 1000 MHz	—	18	—	

 Table 14. EMI emission testing specifications

EME testing was performed and documented according to these standards: [IEC 61967-2 & -4]

EMS testing was performed and documented according to these standards: [IEC 62132-2 & -4]

3.7 Electrostatic discharge (ESD) characteristics

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n + 1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard. For more details, refer to the application note *Electrostatic Discharge Sensitivity Measurement* (AN1181).

No.	Symbol		Symbol Parameter Con		Class	Max value ⁽³⁾	Unit
1	V _{ESD(HBM)}	SR	Electrostatic discharge (Human Body Model)	T _A = 25 °C conforming to AEC-Q100- 002	H1C	2000	v
2	V _{ESD(MM)} SR (Machine Model)		T _A = 25 °C conforming to AEC-Q100- 003	M2	200	v	
			Electrostatic discharge	T _A = 25 °C		500	
3	V _{ESD(CDM)}	V _{ESD(CDM)} SR Charged Device Model) Conformation (Charged Device Model) 011		conforming to AEC-Q100- 011	C3A	750 (corners)	V

Table	15.	ESD	ratings	(1)(2)
-------	-----	-----	---------	--------

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.



- A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.
- 3. Data based on characterization results, not tested in production.

3.8 Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

No.	Symbol		Parameter	Conditions	Class
1	LU SR Static latch-up class		Static latch-up class	T_A = 125 °C conforming to JESD 78	II level A

3.9 Voltage regulator electrical characteristics

The voltage regulator is composed of the following blocks:

- High power regulator HPREG1 (internal ballast to support core current)
- High power regulator HPREG2 (external NPN to support core current)
- Low voltage detector (LVD_MAIN_1) for 3.3 V supply to IO (V_{DDIO})
- Low voltage detector (LVD_MAIN_2) for 3.3 V supply (V_{DDREG})
- Low voltage detector (LVD_MAIN_3) for 3.3 V flash supply (V_{DDFLASH})
- Low voltage detector (LVD_DIG_MAIN) for 1.2 V digital core supply (HPV_{DD})
- Low voltage detector (LVD_DIG_BKUP) for the self-test of LVD_DIG_MAIN
- High voltage detector (HVD_DIG_MAIN) for 1.2 V digital CORE supply (HPV_{DD})
- High voltage detector (HVD_DIG_BKUP) for the self-test of HVD_DIG_MAIN.
- Power on Reset (POR)

HPREG1 uses an internal ballast to support the core current. HPREG2 is used only when external NPN transistor is present on board to supply core current. The SPC56XL70 always powers up using HPREG1 if an external NPN transistor is present. Then the SPC56XL70 makes a transition from HPREG1 to HPREG2. This transition is dynamic. Once HPREG2 is fully operational, the controller part of HPREG1 is switched off. The following bipolar transistors are supported:

- BCP68 from ON Semiconductor
- BCX68 from Infineon

Symbol	Parameter	Value	Unit
h _{FE} (β)	DC current gain (Beta)	85 - 375	—
P _D	Maximum power dissipation @ T_A =25°C ⁽¹⁾	1.5	W

Table 17. Recommended operating characteristics



Symbol	Parameter	Value	Unit
I _{CMaxDC}	Maximum peak collector current	1.0	А
VCE _{SAT}	Collector-to-emitter saturation voltage(Max)	600 ⁽²⁾	mV
V _{BE}	Base-to-emitter voltage (Max)	1.0	V

Table 17. Recommended operating characteristics (continued)

1. Derating factor 12mW/degC.

2. Adjust resistor at bipolar transistor collector for 3.3V to avoid VCE<VCE_{SAT.}

The recommended external ballast transistor is the bipolar transistor BCP68 with the gain range of 85 up to 375 (for IC=500mA, VCE=1V) provided by several suppliers. This includes the gain variations BCP68-10, BCP68-16 and BCP68-25. The most important parameters for the interoperability with the integrated voltage regulator are the DC current gain (hFE) and the temperature coefficient of the gain (XTB). While the specified gain range of most BCP68 vendors is the same, there are slight variations in the temperature coefficient parameter. Voltage regulator operation was simulated against the typical variation on temperature coefficient and against the specified gain range to have a robust design.

Symb	loc	Parameter	Conditions	Min	Тур	Max	Unit
C _{ext}		External decoupling/ stability capacitor	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	12	_	40	μF
	SR	Combined ESR of external capacitor	_	1	—	100	mΩ
	SR	Number of pins for external decoupling/ stability capacitor	_	5	_	_	—
C _{V1V2}	SR	Total capacitance on 1.2 V pins	Ceramic capacitors, taking into account tolerance, aging, voltage and temperature variation	300	_	900	nF
t _{SU}		Start-up time after main supply stabilization	C_{load} = 10 µF × 4	—	—	2.5	ms
_		Main High Voltage Power - Low Voltage Detection, upper threshold	_		_	2.93	V
_	D	Main supply low voltage detector, lower threshold	_	2.6	—	—	V

Table 18. Voltage regulator electrical specifications



Sym	ool	Parameter	Conditions	Min	Тур	Мах	Unit
—	voltage detector upper r		Before a destructive reset initialization phase completion	1.355	—	1.495	V
			After a destructive reset initialization phase completion	1.39	_	1.47	
_	D	Digital supply high voltage detector lower threshold	Before a destructive reset initialization phase completion	1.315	_	1.455	V
			After a destructive reset initialization phase completion	1.35	_	1.38	
_	D	Digital supply low voltage detector lower threshold	Before a destructive reset initialization phase completion	1.080	_	1.226	V
_	D	Digital supply low voltage detector lower threshold	After a destructive reset initialization phase completion	1.080	_	1.140	V
_	D	Digital supply low voltage detector upper threshold	After a destructive reset initialization phase completion	1.16	_	1.22	V
—	D	Digital supply low voltage detector upper threshold	Before a destructive reset initialization phase completion	1.16	—	1.306	V
—	D	POR rising/ falling supply threshold voltage	_	1.6	_	2.6	V
_	SR	Supply ramp rate	—	3	—	0.5 ×10 ⁶	V/s
_	D	LVD_MAIN: Time constant of RC filter at LVD input	3.3V noise rejection at the input of LVD comparator	1.1	—	_	μs
	D	HVD_DIG: Time constant of RC filter at LVD input	1.2V noise rejection at the input of LVD comparator	0.1	_	_	μs
_	D	LVD_DIG: Time constant of RC filter at LVD input	1.2V noise rejection at the input of LVD comparator	0.1	—	—	μs

Table 18. Voltage regulator electrical specifications (continued)





Figure 5. BCP68 board schematic example

Note: The combined ESR of the capacitors used on 1.2 V pins (V1V2 in the picture) shall be in the range of $1 m\Omega$ to $100 m\Omega$. The minimum value of the ESR is constrained by the resonance caused by the external components, bonding inductance, and internal decoupling. The minimum ESR is required to avoid the resonance and make the regulator stable. DC electrical characteristics

Table 19 gives the DC electrical characteristics at 3.3 V ($3.0 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}x}}} < 3.6 \text{ V}$).

Symbo)	Parameter	Conditions	Min	Тур	Мах	Unit
V _{IL}	D	Minimum low level input voltage	—	-0.1 ⁽²⁾	_	—	V
V _{IL}	Ρ	Maximum low level input voltage	—	—	_	0.35 V _{DD_HV_IOx}	V
V _{IH}	Ρ	Minimum high level input voltage	—	0.65 V _{DD_HV_IOx}	_	—	V
V _{IH}	D	Maximum high level input voltage	—	—	—	$V_{DD_{HV_{IOx}}} + 0.1^{(2)},^{(3)}$	V
V _{HYS}	Т	Schmitt trigger hysteresis	—	0.1 V _{DD_HV_IOx}	_	_	V
V _{OL_S}	Ρ	Slow, low level output voltage	I _{OL} = 1.5 mA	—	—	0.5	V
V _{OH_S}	Ρ	Slow, high level output voltage	l _{OH} = – 1.5 mA	$V_{DD_HV_IOx} - 0.8$	—	_	V
V _{OL_M}	Ρ	Medium, low level output voltage	I _{OL} = 2 mA	—	—	0.5	V

Table 19. DC electrical characteristics⁽¹⁾



<u> </u>	Sumbol Decemeter Conditions Min Tun May								
Symbol		Parameter	Conditions Min		Тур	Max	Unit		
V _{OH_M}	Ρ	Medium, high level output voltage	I _{OH} = –2 mA	V _{DD_HV_IOx} - 0.8	—	—	V		
V_{OL_F}	Ρ	Fast, high level output voltage	I _{OL} = 11 mA	—	_	0.5	V		
V _{OH_F}	Ρ	Fast, high level output voltage	I _{OH} = –11 mA	V _{DD_HV_IOx} - 0.8	—	_	V		
V _{OL_SYM}	Ρ	Symmetric, high level output voltage	I _{OL} = 1.5 mA	—	_	0.5	V		
V _{OH_SYM}	Ρ	Symmetric, high level output voltage	I _{OH} = – 1.5 mA	V _{DD_HV_IOx} - 0.8	_	_	V		
I _{INJ}	Т	DC injection current per pin (all bi- directional ports)	_	-1	_	1	mA		
I _{PU}	Ρ	Equivalent pull-up current	$V_{IN} = V_{IL}$	-130	_	—	μA		
			$V_{IN} = V_{IH}$	—	_	-10			
I _{PD}	Ρ	Equivalent pull-down current	$V_{IN} = V_{IL}$	10	_	—	μA		
			$V_{IN} = V_{IH}$	—	—	130			
IIL	Ρ	Input leakage current (all bidirectional ports)	T _J =	-1	_	1	μA		
		Input leakage current (all ADC input-only ports)		-0.25	_	0.25			
			Input leakage current (shared ADC input-only ports)		-0.3	_	0.3		
V _{ILR}	Ρ	RESET, low level input voltage	_	-0.1 ⁽²⁾	_	0.35 V _{DD_HV_IOx}	V		
V _{IHR}	Ρ	RESET, high level input voltage		0.65 V _{DD_HV_IOx}	_	$V_{DD_HV_IOx}$ +0.1 ⁽²⁾	V		
V _{HYSR}	D	RESET, Schmitt trigger hysteresis	_	0.1 V _{DD_HV_IOx}	—	—	V		
V _{OLR}	D	RESET, low level output voltage	I _{OL} = 2 mA	—	_	0.5	V		
I _{PD}	D	RESET, equivalent pull-down	$V_{IN} = V_{IL}$	10	—	—	μA		
		current	V _{IN} = V _{IH}	_	_	130			

Table 19. DC electrical characteristics ⁽¹⁾ (c	continued)
---	------------

1. These specifications are design targets and subject to change per device characterization.

2. "SR" parameter values must not exceed the absolute maximum ratings shown in Table 8.

3. The max input voltage on the ADC pins is the ADC reference voltage VDD_HV_ADRx.

3.10 Supply current characteristics

Current consumption data is given in *Table 20*. These specifications are design targets and are subject to change per device characterization.



Symbol		Parameter	Conditions ⁽¹⁾	Min	Тур	Мах	Unit
I _{DD_LV_FULL} + I _{DD_LV_PLL}	Т	Operating current	1.2 V supplies T _J = ambient V _{DD_LV_COR} = 1.32 V	—	—	25 [mA]+2.7 [mA/MHz]* f _{CPU} [MHz]	mA
			1.2 V supplies T _J = 150 °C V _{DD_LV_COR} = 1.32 V	_	_	115 [mA]+2.28 [mA/MH z]*f _{CPU} [MHz]	
I _{DD_LV_TYP} + I _{DD_LV_PLL} ⁽²⁾	Т	Operating current	1.2 V supplies T _J = ambient V _{DD_LV_COR} = 1.32 V	_	_	25 [mA]+2.45 [mA/MHz]*f _{CPU} [MHz]	mA
			1.2 V supplies T _J = 150 °C V _{DD_LV_COR} = 1.32 V	-	_	115 [mA]+2.02 [mA/MH z]*f _{CPU} [MHz]	
I _{DD_LV_TYP} + I _{DD_LV_PLL} ⁽²⁾	Ρ	Operating current	1.2 V supplies T _J = ambient V _{DD_LV_COR} = 1.32 V	-	_	319	mA
			1.2 V supplies T _J = 150 °C V _{DD_LV_COR} = 1.32 V	-	_	358	
I _{DD_LV_BIST} + I _{DD_LV_PLL}	Т	Operating current	1.2 V supplies during LBIST (full LBIST configuration) T_J = ambient $V_{DD_LV_COR}$ = 1.32 V	_	_	286	mA
			1.2 V supplies during LBIST (full LBIST configuration) $T_J = 150 \text{ °C}$ $V_{DD_LV_COR} = 1.32 \text{ V}$	_	_	326	
I _{DD_LV_TYP} + I _{DD_LV_PLL}	Т	Operating current	1.2 V supplies Tj = 105 °C V _{DD_LV_COR} = 1.2 V	_	_	315	mA
I _{DD_LV_TYP} + I _{DD_LV_PLL}	Т	Operating current	1.2 V supplies Tj = 125 °C V _{DD_LV_COR} = 1.2 V	-	_	339	mA
I _{DD_LV_TYP} + I _{DD_LV_PLL}	Т	Operating current	1.2 V supplies Tj = 105 °C V _{DD_LV_COR} = 1.2 V DPM Mode	—	—	193	mA
I _{DD_LV_TYP} + I _{DD_LV_PLL}	Т	Operating current	1.2 V supplies Tj = 125 °C V _{DD_LV_COR} = 1.2 V DPM Mode	_		231	mA
I _{DD_LV_TYP} + I _{DD_LV_PLL}	Т	Operating current	1.2 V supplies Tj = 150 °C V _{DD_LV_COR} = 1.2 V DPM Mode	_		277	mA

Table 20. Current consumption characteristics



Symbol		Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
IDD_LV_STOP	Т	Operating current in V _{DD} STOP mode	T _J = 25 °C V _{DD_LV_COR} = 1.32 V	—	—	25	mA
	Т		T _J = 55 °C V _{DD_LV_COR} = 1.32 V	_		53	
	Ρ		T _J = 150 °C V _{DD_LV_COR} = 1.32 V	—	_	115	
IDD_LV_HALT	Т	Operating current in V _{DD} HALT mode	T _J = 25 °C V _{DD_LV_COR} = 1.32 V	—	—	30	mA
	Т		T _J = 55 °C V _{DD_LV_COR} = 1.32 V	—	_	71	
	Ρ		T _J = 150 °C V _{DD_LV_COR} = 1.32 V	—	_	125	
I _{DD_HV_ADC} ^{(3),(4)}	Т	Operating current	T _J = 150 °C 120 MHz ADC operating at 60 MHz V _{DD_HV_ADC} = 3.6 V	_		11	mA
I _{DD_HV_AREF} ⁽⁴⁾	Т	Operating current	T _J = 150 °C 120 MHz ADC operating at 60 MHz V _{DD_HV_REF} = 3.6 V	_		4	mA
			T _J = 150 °C 120 MHz ADC operating at 60 MHz V _{DD_HV_REF} = 5.5 V	_		6	
I _{DD_HV_OSC} (oscillator bypass mode)	Т	Operating current	T _J = 150 °C 3.3 V supplies 120 MHz		_	900	μA
I _{DD_HV_OSC} (crystal oscillator mode)	D	Operating current	T _J = 150 °C 3.3 V supplies 120 MHz	_	_	3.5	mA
I _{DD_HV_FLASH} ⁽⁵⁾	Т	Operating current	T _J = 150 °C 3.3 V supplies 120 MHz		—	4	mA
IDD_HV_PMU	Т	Operating current	T _J = 150 °C 3.3 V supplies 120 MHz	—	—	10	mA

Table 20. Current consumption characteristics (continued)

1. Devices configured for DPM mode, single core only with Core 0 executing typical code at 120 MHz from SRAM and Core 1 in reset. If core execution mode not specified, the device is configured for LSM mode with both cores executing typical code at 120 MHz from SRAM.

2. Enabled Modules in 'Typical mode': FlexPWM0, ETimer0/1/2, CTU, SWG, DMA, FlexCAN0/1, LINFlex, ADC1, DSPI0/1, PIT, CRC, PLL0/1, I/O supply current excluded

3. Internal structures hold the input voltage less than VDDA + 1.0 V on all pads powered by VDDA supplies, if the maximum injection current specification is met and VDDA is within the operating voltage specifications.

4. This value is the total current for both ADCs.

5. VFLASH is only available in the calibration package.



3.11 Temperature sensor electrical characteristics

S	ymbol	Parameter	Conditions	Min	Max	Unit
—	Р	Accuracy	T_J = -40 °C to 150 °C	-10	10	°C
Τ _S	D	Minimum sampling period	—	4	—	μs

Table 21. Temperature sensor electrical characteristics	Table 21.	. Temperature sens	sor electrical c	haracteristics
---	-----------	--------------------	------------------	----------------

3.12 Main oscillator electrical characteristics

The device provides an oscillator/resonator driver. *Figure 6* describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.



Figure 6. Crystal oscillator and resonator connection scheme







Figure 7. Main oscillator electrical characteristics

Cumhal		Devenueter	Conditions ⁽¹⁾		Value		11
Symbol		Parameter	Conditions	Min	Тур	Max	Unit
f _{XOSCHS}	SR	Oscillator frequency	—	4.0	—	40.0	MHz
9 _{mXOSCHS}	Ρ	Oscillator transconductance	V _{DD} = 3.3 V ±10%	4.5		13.25	mA/V
V _{XOSCHS}	D	Oscillation amplitude	f _{OSC} = 4, 8, 10, 12, 16 MHz	1.3	_	_	v
Xeeene			f _{OSC} = 40 MHz	1.1	_	—	
V _{XOSCHSOP}	D	Oscillation operating point	_	_	0.82	—	V
I _{XOSCHS}	D	Oscillator consumption	—	—	_	3.5	mA
T _{XOSCHSSU}	т	Oscillator start-up time	f _{OSC} = 4, 8, 10, 12 MHz ⁽²⁾	_	_	6	ms
			f _{OSC} = 16, 40 MHz ⁽²⁾	—	_	2	
V _{IH}	SR	Input high level CMOS Schmitt Trigger	Oscillator bypass mode	0.65 × V _{DD}	_	V _{DD} + 0.4	V
V _{IL}	SR	Input low level CMOS Schmitt Trigger	Oscillator bypass mode	-0.4	_	0.35 × V _{DD}	V

Table 22. Main oscillator electrical characteristics

1. V_{DD} = 3.3 V ±10%, T_J = -40 to +150 °C, unless otherwise specified.

The recommended configuration for maximizing the oscillator margin are: XOSC_MARGIN = 0 for 4 MHz quartz XOSC_MARGIN = 1 for 8/16/40 MHz quartz 2.



3.13 FMPLL electrical characteristics

Symbo	I	Parameter	Conditions	Min	Тур	Max	Unit
f _{REF_CRYSTAL} f _{REF_EXT}	D	FMPLL reference frequency range ⁽¹⁾	Crystal reference	4	_	40	MHz
f _{PLL_IN}	D	Phase detector input frequency range (after pre- divider)	_	4		16	MHz
f _{FMPLLOUT}	D	Clock frequency range in normal mode	_	4	_	120 ⁽²⁾	MHz
f _{FREE}	Ρ	Free running frequency	Measured using clock division (typically ÷16)	20		150	MHz
f _{sys}	D	On-chip FMPLL frequency ⁽²⁾	_	16	_	120	MHz
t _{CYC}	D	System clock period	_	_		1 / f _{sys}	ns
f _{LORL}	D	Loss of reference frequency	Lower limit	1.6		3.7	MHz
f _{LORH}		window ⁽³⁾	Upper limit	24	_	56	
f _{SCM}	D	Self-clocked mode frequency ^{(4),(5)}	—	20		150	MHz
t _{LOCK}	Ρ	Lock time	Stable oscillator (f _{PLLIN} = 4 MHz), stable V _{DD}	_	_	200	μs
t _{ipii}	D	FMPLL lock time ^{(6), (7)}	_	_		200	μs
t _{dc}	D	Duty cycle of reference	_	40	_	60	%
C _{JITTER}	Т	CLKOUT period jitter ^{(8),(9),(10),(11)}	Long-term jitter (avg. over 2 ms interval), f _{FMPLLOUT} maximum	-6		6	ns
$\Delta t_{\rm PKJIT}$	Т	Single period jitter (peak to peak)	PHI @ 120 MHz, Input clock @ 4 MHz	_		175	ps
			PHI @ 100 MHz, Input clock @ 4 MHz	_		185	ps
			PHI @ 80 MHz, Input clock @ 4 MHz	_		200	ps
Δt_{LTJIT}	Т	Long term jitter	PHI @ 16 MHz, Input clock @ 4 MHz	—	_	±6	ns
f _{LCK}	D	Frequency LOCK range	_	-6	—	6	% f _{FMPLLOUT}
f _{UL}	D	Frequency un-LOCK range		-18	_	18	% f _{FMPLLOUT}
f _{CS}	D	Modulation depth	Center spread	±0.25	_	±2.0	%
f _{DS}			Down spread	-0.5	—	-8.0	f _{FMPLLOUT}
f _{MOD}	D	Modulation frequency ⁽¹²⁾	_	_		100	KHz

Table 23. FMPLL electrical characteristics

1. Considering operation with FMPLL not bypassed.

2. With FM; the value does not include a possible +2% modulation

3. "Loss of Reference Frequency" window is the reference frequency range outside of which the FMPLL is in self clocked mode.



- Self clocked mode frequency is the frequency that the FMPLL operates at when the reference frequency falls outside the f_{LOR} window.
- 5. f_{VCO} is the frequency at the output of the VCO; its range is 256–512 MHz. f_{SCM} is the self-clocked mode frequency (free running frequency); its range is 20–150 MHz. $f_{SYS} = f_{VCO}$ +ODF
- 6. This value is determined by the crystal manufacturer and board design. For 4 MHz to 20 MHz crystals specified for this FMPLL, load capacitors should not exceed these limits.
- 7. This specification applies to the period required for the FMPLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
- 8. This value is determined by the crystal manufacturer and board design.
- Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{SYS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FMPLL circuitry via V_{DDPLL} and V_{SSPLL} and variation in crystal oscillator frequency increase the C_{JITTER} percentage for a given interval.
- 10. Proper PC board layout procedures must be followed to achieve specifications.
- 11. Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of C_{JITTER} and either f_{CS} or f_{DS} (depending on whether center spread or down spread modulation is enabled).
- 12. Modulation depth is attenuated from depth setting when operating at modulation frequencies above 50 kHz.

3.14 16 MHz RC oscillator electrical characteristics

Symbol		Parameter	Conditions	Min	Typical	Max	Unit
f _{RC}	Ρ	RC oscillator frequency	TA = 25 °C		16		MHz
$\Box\Delta_{RCMVAR}$	Ρ	Fast internal RC oscillator variation over temperature and supply with respect to f_{RC} at $T_A = 25$ °C in high- frequency configuration	_	-6	_	6	%

Table 24. RC oscillator electrical characteristics

3.15 ADC electrical characteristics

The device provides a 12-bit Successive Approximation Register (SAR) Analog-to-Digital Converter.





Figure 8. ADC characteristics and error definitions

3.15.1 Input Impedance and ADC Accuracy

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; further, it sources charge during the sampling phase, when the analog signal source is a highimpedance source.

A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: C_S being substantially a switched capacitance, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with C_S equal to 3 pF, a resistance of 330 k Ω is obtained ($R_{EQ} = 1 / (fS \times C_{P2} + C_S)$), where fs represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on C_S) and the sum of $R_S + R_F + R_L + R_{SW} + R_{AD}$, the external circuit must be designed to respect the *Equation 4*:



Equation 4

$$V_{A} \bullet \frac{R_{S} + R_{F}}{R_{EQ}} < \frac{1}{2}LSB$$

Equation 4 generates a constraint for external network design, in particular on resistive path. Internal switch resistances (R_{SW} and R_{AD}) can be neglected with respect to external resistances.



Figure 9. Input Equivalent Circuit

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances C_{F} , C_{P1} and C_{P2} are initially charged at the source voltage V_A (refer to the equivalent circuit reported in *Figure 9*): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch close).





In particular two different transient periods can be distinguished:

A first and quick charge transfer from the internal capacitance C_{P1} and C_{P2} to the sampling capacitance C_S occurs (C_S is supposed initially completely discharged):



considering a worst case (since the time constant in reality would be faster) in which C_{P2} is reported in parallel to C_{P1} (call $C_P = C_{P1} + C_{P2}$), the two capacitances C_P and C_S are in series, and the time constant is

Equation 5

$$\tau_1 = (R_{SW} + R_{AD}) \bullet \frac{C_P \bullet C_S}{C_P + C_S}$$

Equation 5 can again be simplified considering only C_S as an additional worst condition. In reality, the transient is faster, but the A/D converter circuitry has been designed to be robust also in the very worst case: the sampling time T_S is always much longer than the internal time constant:

Equation 6

$$\tau_1 < (R_{SW} + R_{AD}) \bullet C_S \ll T_S$$

The charge of C_{P1} and C_{P2} is redistributed also on C_S , determining a new value of the voltage V_{A1} on the capacitance according to *Equation 7*:

Equation 7

$$V_{A1} \bullet (C_S + C_{P1} + C_{P2}) = V_A \bullet (C_{P1} + C_{P2})$$

A second charge transfer involves also C_F (that is typically bigger than the on-chip capacitance) through the resistance R_L : again considering the worst case in which C_{P2} and C_S were in parallel to C_{P1} (since the time constant in reality would be faster), the time constant is:

Equation 8

$$\tau_2 < R_L \bullet (C_S + C_{P1} + C_{P2})$$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time T_S , a constraints on R_L sizing is obtained:

Equation 9

$$10 \bullet \tau_2 = 10 \bullet R_L \bullet (C_S + C_{P1} + C_{P2}) < T_S$$

Of course, R_L shall be sized also according to the current limitation constraints, in combination with R_S (source impedance) and R_F (filter resistance). Being C_F definitively bigger than C_{P1}, C_{P2} and C_S, then the final voltage V_{A2} (at the end of the charge transfer transient) will be much higher than V_{A1}. *Equation 10* must be respected (charge balance assuming now C_S already charged at V_{A1}):

DocID023953 Rev 5



Equation 10

$$V_{A2} \bullet (C_S + C_{P1} + C_{P2} + C_F) = V_A \bullet C_F + V_{A1} \bullet (C_{P1} + C_{P2} + C_S)$$

The two transients above are not influenced by the voltage source that, due to the presence of the R_FC_F filter, is not able to provide the extra charge to compensate the voltage drop on C_S with respect to the ideal source V_A ; the time constant R_FC_F of the filter is very high with respect to the sampling time (T_S). The filter is typically designed to act as anti-aliasing.



Figure 11. Spectral representation of input signal

Calling f_0 the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter, f_F), according to the Nyquist theorem the conversion rate f_C must be at least $2f_0$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period (T_C). Again the conversion period T_C is longer than the sampling time T_S , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter R_FC_F is definitively much higher than the sampling time T_S , so the charge level on C_S cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on C_S ; from the two charge balance equations above, it is simple to derive *Equation 11* between the ideal and real sampled voltage on C_S :

Equation 11

$$\frac{V_{A2}}{V_A} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$$

From this formula, in the worst case (when V_A is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on C_F value:

Equation 12

$$C_F > 8192 \bullet C_S$$



Symbol		Parameter	Conditions ⁽¹⁾	Min	Тур	Мах	Unit
Tarr	s	ADC Clock frequency (depends on ADC configuration) (The duty cycle depends on AD_CK ⁽²⁾ frequency)	—	3	_	60	MHz
f _s	S R	Sampling frequency	_		_	983.6 ⁽³⁾	KHz
t _{sample}	D	Sample time ⁽⁴⁾	60 MHz	383	—	—	ns
t _{eval}	D	Evaluation time ⁽⁵⁾	60 MHz	625	-	—	ns
C _S ⁽⁶⁾	D	ADC input sampling capacitance	—	—	-	7.32	pF
C _{P1} ⁽⁶⁾	D	ADC input pin capacitance 1	_	—	5 ⁽⁷⁾	pF	
C _{P2} ⁽⁶⁾	D	ADC input pin capacitance 2	—	_	—	0.8	pF
R _{SW1} ⁽⁶⁾		Internal registeres of apples source	V _{REF} range = 4.5 to 5.5 V	_	—	0.3	kΩ
R _{SW1}	U	Internal resistance of analog source	V _{REF} range = 3.0 to 3.6 V	_	—	875	Ω
R _{AD} ⁽⁶⁾	D	Internal resistance of analog source	—	_	_	825	Ω
INL	Ρ	Integral non linearity	—	-3	—	3	LSB
DNL	Ρ	Differential non linearity ⁽⁸⁾	—	-1	—	2	LSB
OFS	Т	Offset error	—	-6	_	6	LSB
GNE	Т	Gain error	—	-6	—	6	LSB
			(single ADC channel)		•		
IS1WINJ	С	Max positive/negative injection		-3	_	3	mA
			(double ADC channel)		•		
IS1WWINJ	с	Max positive/negative injection	Vref_ad0 - Vref_ad1 < 150mV	-3.6	_	3.6	mA
SNR	Т	Signal-to-noise ratio	Vref = 3.3V	67	—	—	dB
SNR	Т	Signal-to-noise ratio	Vref = 5.0V	69	—	—	dB
THD	Т	Total harmonic distortion	—	-65	—	_	dB
SINAD	Т	Signal-to-noise and distortion	—	65	—	—	dB
ENOB	Т	Effective number of bits	—	10.5	-	—	bits
	Total unadjusted error for IS1WINJ		Without current injection	-6	—	6	LSB
TUE _{IS1WINJ}		(single ADC channels)	With current injection	-8	—	8	LSB
THE	Ρ	Total unadjusted error for IS1WWINJ	Without current injection	-8	-	8	LSB
TUE _{IS1WWINJ}	Т	(double ADC channels)	With current injection	-10	_	10	LSB

Table 25. ADC conversion characteristics

1. T_J = -40 to +150 °C, unless otherwise specified and analog input voltage from V_{AGND} to V_{AREF.}

2. AD_CK clock is always half of the ADC module input clock defined via the auxiliary clock divider for the ADC.

3. This is the maximum frequency that the analog portion of the ADC can attain. A sustained conversion at this frequency is not possible.



- 4. During the sample time the input capacitance CS can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_{sample}. After the end of the sample time t_{sample}, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_{sample} depend on programming.
- 5. This parameter does not include the sample time t_{sample}, but only the time for determining the digital result.
- 6. See Figure 9.
- 7. For the 144-pin package.
- 8. No missing codes.

3.16 Flash memory electrical characteristics

Table 26. Flash memory program and erase electrical specifications

No.	. Symbol		Parameter	Тур (1)	Initial Max ⁽²⁾	Lifetime Max ⁽³⁾	Unit
1	t _{DWPROGRAM}	*(4)	Double word (64 bits) program time ⁽⁴⁾	38	—	500	μs
2	t _{PPROGRAM}	*(4)	Page(128 bits) program time ⁽⁴⁾	45	160	500	μs
3	t _{16KPPERASE}	*(4)	16 KB block pre-program and erase time	270	1000	5000	ms
4	t _{48KPPERASE}	*(4)	48 KB block pre-program and erase time	625	1500	5000	ms
5	t _{64KPPERASE}	*(4)	64 KB block pre-program and erase time	800	1800	5000	ms
6	t _{128KPPERASE}	*(4)	128 KB block pre-program and erase time	1500	2600	7500	ms
7	t _{256KPPERASE}	*(4)	256 KB block pre-program and erase time	3000	5200	15000	ms

1. Typical program and erase times represent the median performance and assume nominal supply values and operation at 25 °C. These values are characterized, but not tested.

Initial Max program and erase times provide guidance for time-out limits used in the factory and apply for < 100
program/erase cycles, nominal supply values and operation at 25 C. These values are verified at production test.

3. Lifetime Max program and erase times apply across the voltage, temperature, and cycling range of product life. These values are characterized, but not tested.

4. Program times are actual hardware programming times and do not include software overhead.

Table 27. Flash memory timing

Symbol	1	Parameter			Unit	
Symbol		Falainetei	Min	Тур	Max	Unit
t _{RES}	D	Time from clearing the MCR-ESUS or PSUS bit with EHV = 1 until DONE goes low	—	—	100	ns
t _{DONE}	D	Time from 0 to 1 transition on the MCR-EHV bit initiating a program/erase until the MCR-DONE bit is cleared	_	_	5	ns
t _{PSRT}	D	Time between program suspend resume and the next program suspend request $^{\left(1\right) }$	100	—	_	μs
t _{ESRT}	D	Time between erase suspend resume and the next erase suspend request $^{\left(2\right) }$	10	_	_	ms

 Repeated suspends at a high frequency may result in the operation timing out, and the flash module will respond by completing the operation with a fail code (MCR[PEG] = 0), or the operation not able to finish (MCR[DONE] = 1 during Program operation). The minimum time between suspends to ensure this does not occur is T_{PSRT}.

 If Erase suspend rate is less than T_{ESRT}, an increase of slope voltage ramp occurs during erase pulse. This improves erase time but reduces cycling figure due to overstress.



No	No. Symbol		Parameter		Unit		
NO.	No. Oymbol		Falametei	Min	Тур	Max	Unit
1	P/E	с	Number of program/erase cycles per block for 16 KB, 48 KB, and 64 KB blocks over the operating temperature range ⁽¹⁾	100000	—	—	cycles
2	P/E	с	Number of program/erase cycles per block for 128 KB and 256 KB blocks over the operating temperature range ⁽¹⁾	1000	100000 ⁽²⁾	_	cycles
3	Retention	С	Minimum data retention at 85 °C average ambient temperature ⁽³⁾ Blocks with 0–1,000 P/E cycles Blocks with 1,001–10,000 P/E cycles Blocks with 10,001–100,000 P/E cycles	20 10 5			years

Table 28. Flash memory module life

1. Operating temperature range is T_J from –40 °C to 150 °C. Typical endurance is evaluated at 25 °C.

2. Typical P/E cycles is 100,000 cycles for 128 KB and 256 KB blocks.

3. Ambient temperature averaged over duration of application, not to exceed product operating temperature range.



3.17 SWG electrical characteristics

Symbol	Deremeter	Value									
Symbol	Parameter	Minimum	Typical	Maximum							
Т	Input clock	12 MHz	16 MHz	20 MHz							
Т	Frequency Range	1KHz	—	50 KHz							
Т	Peak to Peak ⁽¹⁾	0.4 V	—	2.0V							
Т	Peak to Peak variation ⁽²⁾	-6%	—	6%							
Т	Common Mode ⁽³⁾	—	1.3 V								
Т	Common Mode variation	-6%	—	6%							
Т	SiNAD ⁽⁴⁾	45 dB	—	—							
Т	Load C	25 pF	_	100 pF							
Т	Load I	0 µA	—	100 µA							
Т	ESD Pad Resistance ⁽⁵⁾	230 Ω	—	360 Ω							

Table 29. SPC56XL70 SWG Specifications

1. Peak to Peak value is measured with no R or I load.

2. Peak to Peak excludes noise, SiNAD must be considered.

3. Common mode value is measured with no R or I load.

4. SiNAD is measured at Max Peak to Peak voltage.

5. Internal device routing resistance. ESD pad resistance is in series and must be considered for max Peak to Peak voltages, depending on application I load and/or R load.

3.18 AC specifications

3.18.1 Pad AC specifications

Table 30. Pad AC specifications $(3.3 \text{ V}, \text{IPP}_{\text{HVE}} = 0)^{(1)}$

No Pad		Pad		witcho (ns)	on ¹		se/Fal (ns)		Fr	equer (MHz)	су		ent slo mA/ns		Load drive
NU	U Fau		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	(pF)
			3	—	40		—	40		—	4	0.01		2	25
4	Claw	–	3		40	_		50	_	—	2	0.01		2	50
1	Slow	Т	3		40			75			2	0.01	_	2	100
			3	—	40		—	100	_	—	2	0.01		2	200
			1	_	15		_	12		—	40	2.5	_	7	25
2	Medium	т	1	—	15		—	25	_	—	20	2.5	_	7	50
2	MECIUIII		1	—	15	—	—	40	—	—	13	2.5	—	7	100
			1	—	15		—	70	_	—	7	2.5	_	7	200



No	Pad		Tswitchon ¹ (ns)		Rise/Fall ⁽²⁾ (ns)		Frequency (MHz)		Current slew ⁽³⁾ (mA/ns)		Load drive				
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	(pF)
		- -	1	—	6			4		—	72	3		40	25
3	Foot		Fast T	1	—	6		_	7	_	_	55	7		40
3	Fasi	1	1	—	6	—	—	12	—	_	40	7	—	40	100
			1	—	6	_	—	18	—	_	25	7	—	40	200
4	Symmetric	Т	1	—	8		—	5	—	—	50	3	—	25	25

Table 30. Pad AC specifications $(3.3 \text{ V}, \text{IPP}_\text{HVE} = 0)^{(1)}$ (continued)

 Propagation delay from V_{DD_HV_IOx}/2 of internal signal to Pchannel/Nchannel switch-on condition (i.e. t_PHL and t_PLH in Figure 12: Pad output delay).

2. Slope at rising/falling edge(i.e. t_F and t_R in Figure 12: Pad output delay).

3. Data based on characterization results, not tested in production.



Figure 12. Pad output delay

3.19 Reset sequence

This section shows the duration for different reset sequences. It describes the different reset sequences and it specifies the start conditions and the end indication for the reset sequences.

3.19.1 Reset sequence duration

Table 31 specifies the minimum and the maximum reset sequence duration for the five different reset sequences described in *Section 3.19.2: Reset sequence description*.



No.	Symbol		Parameter	Conditions		Unit		
NO.			Farameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
1	T _{DRB}	СС	Destructive Reset Sequence, BIST enabled		40	47	51	ms
2	T _{DR}	СС	Destructive Reset Sequence, BIST disabled		500	4200	5000	μs
3	T _{ERLB}	CC	External Reset Sequence Long, BIST enabled		41	45	49	ms
4	T _{FRL}	СС	Functional Reset Sequence Long	—	35	150	400	μs
5	T _{FRS}	СС	Functional Reset Sequence Short		1	4	10	μs

Table 31. RESET sequences

1. The maximum value is applicable only if the reset sequence duration is not prolonged by an extended assertion of RESET by an external reset generator.

3.19.2 Reset sequence description

The figures in this section show the internal states of the chip during the five different reset sequences. The doted lines in the figures indicate the starting point and the end point for which the duration is specified in *Table 31*. The start point and end point conditions as well as the reset trigger mapping to the different reset sequences is specified in *Section 3.19.3: Reset sequence trigger mapping*.

With the beginning of DRUN mode the first instruction is fetched and executed. At this point application execution starts and the internal reset sequence is finished.

The figures below show the internal states of the chip during the execution of the reset sequence and the possible states of the signal pin RESET.

Note: RESET is a bidirectional pin. The voltage level on this pin can either be driven low by an external reset generator or by the chip internal reset circuitry. A high level on this pin can only be generated by an external pull up resistor which is strong enough to overdrive the weak internal pull down resistor. The rising edge on RESET in the following figures indicates the time when the device stops driving it low. The reset sequence durations given in table Table 31 are applicable only if the internal reset sequence is not prolonged by an external reset generator keeping RESET asserted low beyond the last PHASE3.

Reset Sec	Reset Sequence Start Condition
	RESET
	PHASE0 PHASE1,2 PHASE3 BIST PHASE1,2 PHASE3 DRUN Establish IRC Image: Comparison of the stable st
	Establish IRC Flash init Device Seit rest MBIST LBIST Flash init Device Application and PWR Flash init Config Seitup MBIST LBIST Flash init Config Execution TDR8, min < Tresset < TDR8, max





Figure 14. Destructive Reset Sequence, BIST disabled

Figure 15. External Reset Sequence Long, BIST enabled



Figure 16. Functional Reset Sequence Long







Figure 17. Functional Reset Sequence Short

The reset sequences shown in *Figure 16* and *Figure 17* are triggered by functional reset events. RESET is driven low during these two reset sequences *only if* the corresponding functional reset source (which triggered the reset sequence) was enabled to drive RESET low for the duration of the internal reset sequence^(C).

3.19.3 Reset sequence trigger mapping

The following table shows the possible trigger events for the different reset sequences. It specifies the reset sequence start conditions as well as the reset sequence end indications that are the basis for the timing data provided in *Table 31*.

			Reset Sequence						
Reset Sequence Trigger	Reset Sequence Start Condition	Reset Sequence End Indication	Destructive reset sequence, bist enabled ⁽¹⁾	Destructive reset sequence, bisT disabled(1)	External reset sequence long, bIST enabled	Functional reset sequence long	Functional reset sequence short		
All internal destructive reset sources (LVDs or internal HVD during power-up and during operation)	Section 3.19. 4.1: Destructive reset	Release of RESET ⁽²⁾	triggers		cannot trigger	cannot trigger	cannot trigger		
Assertion of RESET ⁽³⁾	Section 3.19. 4.2: External reset via RESET		cannot	trigger	triggers ⁽⁴⁾	triggers ⁽⁵⁾	triggers ⁽⁶⁾		

Table 32. Reset sequence trigger — Reset sequence

c. See RGM_FBRE register for more details.



Table 32. Reset sequence trigger — Reset sequence (continued)

			Reset Sequence					
Reset Sequence Trigger	Reset Sequence Start Condition	Reset Sequence End Indication	Destructive reset sequence, bist enabled ⁽¹⁾	Destructive reset sequence, bisT disabled(1)	External reset sequence long, bIST enabled	Functional reset sequence long	Functional reset sequence short	
All internal functional reset sources configured for long reset	Sequence starts with	Release of	cannot trigger		cannot trigger	triggers	cannot trigger	
All internal functional reset sources configured for short reset	internal reset trigger	RESET ⁽⁷⁾	cannot	trigger	cannot trigger	cannot trigger	triggers	

1. Whether BIST is executed or not depends on the chip configuration data stored in the shadow sector of the NVM.

End of the internal reset sequence (as specified in Table 31) can only be observed by release of RESET if it is not held low
externally beyond the end of the internal sequence which would prolong the internal reset PHASE3 till RESET is released
externally.

- The assertion of RESET can only trigger a reset sequence if the device was running (RESET released) before. RESET
 does not gate a Destructive Reset Sequence, BIST enabled or a Destructive Reset Sequence, BIST disabled. However, it
 can prolong these sequences if RESET is held low externally beyond the end of the internal sequence (beyond PHASE3).
- 4. If RESET is configured for long reset (default) and if BIST is enabled via chip configuration data stored in the shadow sector of the NVM.
- If RESET is configured for long reset (default) and if BIST is disabled via chip configuration data stored in the shadow sector of the NVM.
- 6. If RESET is configured for short reset.

7. Internal reset sequence can only be observed by state of RESET if bidirectional RESET functionality is enabled for the functional reset source which triggered the reset sequence.

3.19.4 Reset sequence — start condition

The impact of the voltage thresholds on the starting point of the internal reset sequence are becoming important if the voltage rails / signals ramp up with a very slow slew rate compared to the overall reset sequence duration.

3.19.4.1 Destructive reset

Figure 18 shows the voltage threshold that determines the start of the *Destructive Reset Sequence, BIST enabled* and the start for the *Destructive Reset Sequence, BIST disabled.*





Figure 18. Reset sequence start for destructive resets



Variable name	Value
V _{min}	Refer to Table 18
V _{max}	Refer to Table 18
Supply Rail	VDD_HV_PMU

3.19.4.2 External reset via RESET

Figure 19 shows the voltage thresholds that determine the start of the reset sequences initiated by the assertion of RESET as specified in *Table 32*.



Figure 19. Reset sequence start via RESET assertion



3.19.5 External watchdog window

If the application design requires the use of an external watchdog the data provided in Section 3.19: Reset sequence can be used to determine the correct positioning of the trigger window for the external watchdog. Figure 20 shows the relationships between the minimum and the maximum duration of a given reset sequence and the position of an external watchdog trigger window.



Figure 20. Reset sequence - External watchdog trigger window position

3.20 AC timing characteristics

AC Test Timing Conditions: Unless otherwise noted, all test conditions are as follows:

- TJ = -40° C to 150° C
- Supply voltages as specified in Table 9
- Input conditions: All Inputs: tr, tf = 1 ns
- Output Loading: All Outputs: 50 pF

3.20.1 **RESET** pin characteristics

The SPC56XL70 implements a dedicated bidirectional RESET pin.




Figure 21. Start-up reset requirements



Table 34. RESET	electrical	characteristics

No.	Symbol		Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit		
	1 T _{tr} D Output tr			C _L = 25pF	—	—	12			
1			Output transition time output pin ⁽²⁾	C _L = 50pF			25	ns		
				C _L = 100pF			40			
2	W _{FRST}	Ρ	nRESET input filtered pulse	_	_	_	40	ns		
3	W _{NFRST}	Ρ	nRESET input not filtered pulse	_	500			ns		

1. V_{DD} = 3.3 V \pm 10%, T_J = -40°C to +150 °C, unless otherwise specified.

2. CL includes device and package capacitance (CPKG < 5 pF).



3.20.2 WKUP/NMI timing

Table 35.	WKUP/NMI	alitch	filter
		ginton	much

No.	o. Symbol		Symbol Parameter		Тур	Max	Unit
1	W _{FNMI} D NMI pulse wi		NMI pulse width that is rejected	—	—	45	ns
2	W _{NFNMI}	D	NMI pulse width that is passed	205	—	_	ns

3.20.3 IEEE 1149.1 JTAG interface timing

No.	Symbol		Parameter	Conditions	Min	Max	Unit
1	t _{JCYC}	D	TCK cycle time	—	62.5	—	ns
2	t _{JDC}	D	TCK clock pulse width (measured at $V_{DDE}/2$)	_	40	60	%
3	t _{TCKRISE}	D	TCK rise and fall times (40%–70%)	_	—	3	ns
4	t _{TMSS,} t _{TDIS}	D	TMS, TDI data setup time	_	5	-	ns
5	t _{TMSH} , t _{TDIH}	D	TMS, TDI data hold time	_	25	—	ns
6	t _{TDOV}	D	TCK low to TDO data valid	_	—	20	ns
7	t _{TDOI}	D	TCK low to TDO data invalid	_	0	_	ns
8	t _{TDOHZ}	D	TCK low to TDO high impedance	_	—	20	ns
11	t _{BSDV}	D	TCK falling edge to output valid	_	—	50	ns
12	t _{BSDVZ}	D	TCK falling edge to output valid out of high impedance	_	_	50	ns
13	t _{BSDHZ}	D	TCK falling edge to output high impedance	—	_	50	ns
14	t _{BSDST}	D	Boundary scan input valid to TCK rising edge	—	50	—	ns
15	t _{BSDHT}	D	TCK rising edge to boundary scan input invalid	—	50	_	ns

Table 36. JTAG pin AC electrical characteristics

Figure 23. JTAG test clock input timing







Figure 24. JTAG test access port timing





Figure 25. JTAG boundary scan timing

3.20.4 Nexus timing

Table 37. Nex	kus debug	port timing ⁽¹⁾
---------------	-----------	----------------------------

No.	Symbol		Parameter	Conditions	Min	Max	Unit
1	t _{MCYC}	D	MCKO Cycle Time	—	15.6		ns
2	t _{MDC}	D	MCKO Duty Cycle	_	40	60	%
3	t _{MDOV}	D	MCKO Low to MDO, $\overline{\text{MSEO}}$, $\overline{\text{EVTO}}$ Data Valid ⁽²⁾		-0.1	0.25	t _{MCYC}
4	t _{EVTIPW}	D	EVTI Pulse Width	_	4.0	_	t _{TCYC}
5	t _{EVTOPW}	D	EVTO Pulse Width		1		t _{MCYC}
6	t _{TCYC}	D	TCK Cycle Time ⁽³⁾		62.5		ns
7	t _{TDC}	D	TCK Duty Cycle	_	40	60	%
8	t _{NTDIS,} t _{NTMSS}	D	TDI, TMS Data Setup Time		8	_	ns
9	t _{NTDIH,} t _{NTMSH}	D	TDI, TMS Data Hold Time		5	_	ns
10	t _{JOV}	D	TCK Low to TDO Data Valid	_	0	25	ns

 JTAG specifications in this table apply when used for debug functionality. All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal.

2. For all Nexus modes except DDR mode, MDO, MSEO, and EVTO data is held valid until next MCKO low cycle.



3. The system clock frequency needs to be four times faster than the TCK frequency.



Figure 26. Nexus output timing

Figure 27. Nexus DDR Mode output timing







Figure 28. Nexus TDI, TMS, TDO timing

External interrupt timing (IRQ pin) 3.20.5

Table 38. External interrupt timing

No.	Symbol		Parameter	Conditions	Min	Мах	Unit
1	t _{IPWL}	D	IRQ pulse width low	—	3	—	t _{CYC}
2	t _{IPWH}	D	IRQ pulse width high	—	3	_	t _{CYC}
3			IRQ edge to edge time ⁽¹⁾	—	6		t _{CYC}

1. Applies when IRQ pins are configured for rising edge or falling edge events, but not both.





Figure 29. External interrupt timing

3.20.6 DSPI timing

Table 39. DSPI timing

No.	Sym	bol	Parameter	Conditions	Min	Max	Unit
1	t _{SCK}	D	DSPI cycle time	Master (MTFE = 0)	62		ns
		D		Slave (MTFE = 0)	62	—	
		D		Slave Receive Only Mode ⁽¹⁾	16	—	
2	t _{CSC}	D	PCS to SCK delay	—	16	—	ns
3	t _{ASC}	D	After SCK delay	_	16	—	ns
4	t _{SDC}	D	SCK duty cycle	_	t _{SCK} /2 - 10	t _{SCK} /2 + 10	ns
5	t _A	D	Slave access time	SS active to SOUT valid	—	40	ns
6	t _{DIS}	D	Slave SOUT disable time	SS inactive to SOUT High-Z or invalid	_	10	ns
7	t _{PCSC}	D	PCSx to PCSS time	—	13	—	ns
8	t _{PASC}	D	PCSS to PCSx time	—	13	—	ns
9	t _{SUI}	D	Data setup time for inputs	Master (MTFE = 0)	20	—	ns
				Slave	2	_	
				Master (MTFE = 1, CPHA = 0)	5	—	
				Master (MTFE = 1, CPHA = 1)	20	_	
10	t _{HI}	D	Data hold time for inputs	Master (MTFE = 0)	-5	_	ns
				Slave	4	_	
				Master (MTFE = 1, CPHA = 0)	11	_	
				Master (MTFE = 1, CPHA = 1)	-5	_	
11	t _{SUO}	D	Data valid (after SCK edge)	Master (MTFE = 0)	—	4	ns
				Slave	_	23	1
				Master (MTFE = 1, CPHA = 0)	_	12	1
				Master (MTFE = 1, CPHA = 1)	—	4	



No.	Symbol		Parameter	Conditions	Min	Max	Unit
12	t _{HO}	D	Data hold time for outputs	Master (MTFE = 0)	-2	—	ns
				Slave	6	_	
				Master (MTFE = 1, CPHA = 0)	6	_	
				Master (MTFE = 1, CPHA = 1)	-2	_	

Table 39. DSPI timing (continued)

1. Slave Receive Only Mode can operate at a maximum frequency of 60 MHz. In this mode, the DSPI can receive data on SIN, but no valid data is transmitted on SOUT.



Figure 30. DSPI classic SPI timing — master, CPHA = 0





Figure 31. DSPI classic SPI timing — master, CPHA = 1















Figure 35. DSPI modified transfer format timing — master, CPHA = 1









Figure 37. DSPI modified transfer format timing — slave, CPHA = 1

Figure 38. DSPI PCS strobe (PCSS) timing





4 Package characteristics

4.1 ECOPACK[®]

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.2 Package mechanical data



Figure 39. LQFP100 package mechanical drawing



Cumhal		mm			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
А	_	—	1.600	—	—	0.0630
A1	0.050	_	0.150	0.0020	—	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
с	0.090	_	0.200	0.0035	—	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	_	12.000		—	0.4724	_
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	_	12.000	_	—	0.4724	_
е	_	0.500		_	0.0197	_
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	_	1.000	_	—	0.0394	_
k	0.0 °	3.5 °	7.0 °	0.0 °	3.5 °	7.0 °
Tolerance		mm	•		inches	•
CCC		0.080			0.0031	

Table 40. LQFP100 mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.





Figure 40. LQFP144 package mechanical drawing

Table 41. LQFP144 mechanical data

Symbol		mm		inches ⁽¹⁾		
Symbol	Тур	Min	Мах	Тур	Min	Max
А	—	—	1.6	—	—	0.0630
A1	—	0.05	0.15	—	0.0020	0.0059
A2	1.4	1.35	1.45	0.0551	0.0531	0.0571
b	0.22	0.17	0.27	0.0087	0.0067	0.0106
С	—	0.09	0.2	—	0.0035	0.0079
D	22	21.8	22.2	0.8661	0.8583	0.8740
D1	20	19.8	20.2	0.7874	0.7795	0.7953
D3	17.5	—	_	0.6890	—	—
E	22	21.8	22.2	0.8661	0.8583	0.8740
E1	20	19.8	20.2	0.7874	0.7795	0.7953



Symbol	mm			inches ⁽¹⁾			
	Тур	Min	Мах	Тур	Min	Max	
E3	17.5	—	_	0.6890	—	—	
е	0.5	_	_	0.0197	—	_	
L	0.6	0.45	0.75	0.0236	0.0177	0.0295	
L1	1	—	_	0.0394	—	_	
k	3.5°	0.0°	7.0°	3.5°	0.0°	7.0°	
Tolerance	mm			inches			
CCC	0.08			0.0031			

Table 41. LQFP144 mechanical data (continued)

1. Values in inches are converted from mm and rounded to four decimal digits.



5 Ordering information



Figure 41. Commercial product code structure^(d)

d. Not all configurations are available in the market. Please contact your ST Sales Representative, to get the list of orderable commercial part number.



6 Revision history

Date	Revision	Changes
23-Nov-2012	1	Initial release.
03-Sep-2013	2	 Revision 2 changes: Replaced IEC with ISO26262 in Section 1.1: Document overview Updated Section 3.15.1: Input Impedance and ADC Accuracy - replaced fC by fS Table 6: System pins - added footnote to RESET pin about weak pull down Updated Equation 11 Updated Table 26: Flash memory program and erase electrical specifications - Removed "Factory Average" column and updated the values in "Initial Max" column from rows 3 to 7 Updated Figure 41: Commercial product code structure and added a note to the figure Updated the following in Table 8: Absolute maximum ratings: Updated the following in Table 9: Recommended operating conditions (3.3 V): Added table footnotes Updated table footnote "VDD_HV_ADRx must always be applied and should be stable before LBIST starts. If this supply is not above its absolute minimum level, LBIST operations can fail" Maximum values of V_{DD_HV_REG} V_{DD_HV_OX}. V_{DD_HV_ADR1} changed from "4.5 to 5.5 or 3.0 to 3.6" to "4.5 to 5.5 or 3.0 to 3.63" Updated the following values in Table 18: Voltage regulator electrical specifications: For "Combined ESR of external capacitor" min value is updated to "1" and max value is updated to "100" For "Main High Voltage Power - Low Voltage Detection, upper threshold" max value is updated as "2.93" Added row "Digital supply low voltage detector lower threshold" for condition "After a destructive reset initialization phase"



Date	Revision	Changes	
03-Sep-2013	2 (continued)	 Updated the following in <i>Table 19: DC electrical characteristics</i>: Added table footnote "The max input voltage on the ADC pins is the ADC reference voltage VDD_HV_ADRx" Updated V_{OL_F} conditions from "I_{OL} = 1.5 mA" to "I_{OL} = 11 mA" Updated V_{OL_F} conditions from "I_{OH} = - 1.5 mA" to "I_{OH} = -11 mA" Updated I_{INJ} parameter from "DC injection current per pin" to "DC injection current per pin (all bi-directional ports)" For I_{IL} row, parameter "Input leakage current (all ADC input-only ports)" updated min value to "-0.25" and max value to "0.25" For I_{IL} row, parameter "Input leakage current (shared ADC input-only ports)" updated min value to "-0.3" and max value to "0.3" Updated the following in <i>Table 20: Current consumption characteristics</i>: Specified oscillator bypass mode and crystal oscillator mode Updated STOP and HALT mode values Added IDD_HV_PMU Updated footnote 3 Updated <i>Table 24: RC oscillator electrical characteristics</i> Updated <i>Table 24: RC oscillator electrical characteristics</i> Updated the following in <i>Table 25: ADC conversion characteristics</i>: Changed t_{conv} to t_{eval} and minimum value is changed from "625" to "600" Table footnote 5 updated to "This parameter does not include the sample time T_{sample}, but only the time for determining the digital result" 	
17-Sep-2013	3	Updated disclaimer.	
15-Oct-2013	4	Updated Table 1.	
09-Jul-2015	5	 Editorial and formatting changes throughout document. <i>Chapter 3: Electrical characteristics:</i> In <i>Table 9: Recommended operating conditions (3.3 V)</i>, changed Max value from "3.6" to "3.63" for V_{DD_HV_FLA} symbol. Added Section 3.4: Decoupling capacitors. <i>Figure 9: Input Equivalent Circuit</i>: changed "V_{DD}" to "V_{REF}" in Internal circuit scheme In <i>Table 30: Pad AC specifications (3.3 V, IPP_HVE = 0)</i> updated footnote 1 and footnote 2. Updated <i>Figure 12: Pad output delay</i> 	

Table 42. Revision history (continued)



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved

