

### **Data Sheet**

#### FEATURES

-1/+2 LSB DNL  $\pm 3$  LSB INL Low noise: 12 nV/ $\sqrt{Hz}$ Low power:  $I_{DD} = 10 \mu A$ 0.5  $\mu$ s settling time 4Q multiplying reference input 2 mA full-scale current  $\pm 20\%$ , with  $V_{REF} = 10 V$ Built-in RFB facilitates voltage conversion 3-wire interface Ultracompact 8-lead MSOP and 8-lead SOIC packages

#### **ENHANCED PRODUCT FEATURES**

Supports defense and aerospace applications (AQEC) Military temperature range (-55°C to +125°C) Controlled manufacturing baseline One assembly/test site One fabrication site Enhanced product change notification Qualification data available on request

#### **APPLICATIONS**

Automatic test equipment Instrumentation Digitally controlled calibration Industrial control PLCs

#### **GENERAL DESCRIPTION**

The AD5543-EP is a precision 16-bit, low power, current output, small form factor digital-to-analog converter (DAC). It is designed to operate from a single 5 V supply with a  $\pm 10$  V multiplying reference.

The applied external reference,  $V_{REF}$ , determines the full-scale output current. An internal feedback resistor ( $R_{FB}$ ) facilitates the R-2R and temperature tracking for voltage conversion when combined with an external op amp.

Current Output/Serial Input, 16-Bit DAC

# AD5543-EP

#### FUNCTIONAL BLOCK DIAGRAM



A serial-data interface offers high speed, 3-wire microcontrollercompatible inputs using serial data in (SDI), clock (CLK), and chip select  $(\overline{CS})$ .

The AD5543-EP is packaged in an ultracompact (3 mm  $\times$  4.7 mm) 8-lead MSOP package.

Full details about this enhanced product are available in the AD5543 data sheet, which should be consulted in conjunction with this data sheet.

Rev. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of pattents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# TABLE OF CONTENTS

Features	1
Enhanced Product Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Revision History	2
Specifications	3

Timing Diagram	4
Absolute Maximum Ratings	5
ESD Caution	5
Pin Configuration and Function Descriptions	6
Typical Performance Characteristics	7
Outline Dimensions	9
Ordering Guide	9

### **REVISION HISTORY**

2/12—Revision 0: Initial Version

### **SPECIFICATIONS**

 $V_{DD} = 5 V \pm 10\%$ ,  $V_{SS} = 0 V$ ,  $I_{OUT} =$  virtual GND, GND = 0 V,  $V_{REF} = 10 V$ ,  $T_A =$  full operating temperature range, unless otherwise noted.

#### Table 1.

Parameter	Symbol	Condition	5 V ± 10%	Unit
STATIC PERFORMANCE <sup>1</sup>				
Resolution	N	$1 \text{ LSB} = V_{\text{REF}}/2^{16} = 153 \mu \text{V}$ when $V_{\text{REF}} = 10 \text{ V}$	16	Bits
Relative Accuracy	INL		±3	LSB max
Differential Nonlinearity	DNL	Monotonic	-1/+2	LSB max
Output Leakage Current	Іоит	$Data = 0x0000, T_A = 25^{\circ}C$	10	nA max
		$Data = 0x0000, T_A = T_A maximum$	20	nA max
Full-Scale Gain Error	G <sub>FSE</sub>	Data = 0xFFFF	±1/±4	mV typ/max
Full-Scale Temperature Coefficient <sup>2</sup>	TCV <sub>FS</sub>		1	ppm/°C typ
REFERENCE INPUT				
V <sub>REF</sub> Range	V <sub>REF</sub>		-15/+15	V min/max
Input Resistance	R <sub>REF</sub>		5	kΩ typ³
Input Capacitance <sup>2</sup>	CREF		5	pF typ
ANALOG OUTPUT				
Output Current	Іоит	Data = 0xFFFF	2	mA typ
Output Capacitance <sup>2</sup>	COUT	Code dependent	200	pF typ
LOGIC INPUTS AND OUTPUT				
Logic Input Low Voltage	VIL		0.8	V max
Logic Input High Voltage	VIH		2.4	V min
Input Leakage Current	IIL		10	μA max
Input Capacitance <sup>2</sup>	C⊩		10	pF max
INTERFACE TIMING <sup>2, 4</sup>				
Clock Input Frequency	fclk		50	MHz
Clock Width High	t <sub>CH</sub>		10	ns min
Clock Width Low	t <sub>CL</sub>		10	ns min
CS to Clock Setup	t <sub>CSS</sub>		0	ns min
Clock to $\overline{CS}$ Hold	<b>t</b> csн		10	ns min
Data Setup	t <sub>DS</sub>		5	ns min
Data Hold	t <sub>DH</sub>		10	ns min
SUPPLY CHARACTERISTICS				
Power Supply Range	VDD RANGE		4.5/5.5	V min/max
Positive Supply Current	IDD	Logic inputs = 0 V	10	µA max
Power Dissipation	PDISS	Logic inputs = 0 V	0.055	, mW max
Power Supply Sensitivity	Pss	$\Delta V_{DD} = \pm 5\%$	0.006	%/% max
AC CHARACTERISTICS <sup>4</sup>				
Output Voltage Settling Time	ts	To $\pm 0.1\%$ of full scale,	0.5	µs typ
		Data = 0x0000 to 0xFFFF to 0x0000		1
Reference Multiplying Bandwidth	BW	$V_{\text{REF}} = 100 \text{ mV rms}$ , data = 0xFFFF	6.6	MHz typ
DAC Glitch Impulse	Q	$V_{\text{REF}} = 0 \text{ V}, \text{ data} = 0 \text{ x7FFF to } 0 \text{ x8000}$	7	nV-sec
Feedthrough Error	VOUT/VREF	Data = $0x0000$ , $V_{REF} = 100$ mV rms, same channel	-83	dB
Digital Feedthrough	Q	$C_s = 1$ and $f_{CLK} = 1$ MHz	7	nV-sec
Total Harmonic Distortion	THD	$V_{\text{REF}} = 5 \text{ V p-p}$ , data = 0xFFFF, f = 1 kHz	-103	dB typ
Output Spot Noise Voltage	en	f = 1  kHz, BW = 1  Hz	12	nV/√Hz

<sup>1</sup> All static performance tests (except lour) are performed in a closed-loop system using an external precision OP177 I-to-V converter amplifier. The R<sub>FB</sub> terminal is tied to the amplifier output. The +IN op amp is grounded, and the DAC lour is tied to the –IN op amp. Typical values represent average readings measured at 25°C. <sup>2</sup> These parameters are guaranteed by design and are not subject to production testing. <sup>3</sup> All ac characteristic tests are performed in a closed-loop system using an AD8038 I-to-V converter amplifier except for THD where an AD8065 was used.

 $^4$  All input control signals are specified with t<sub>R</sub> = t<sub>F</sub> = 2.5 ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V.

### TIMING DIAGRAM



### **ABSOLUTE MAXIMUM RATINGS**

#### Table 2.

Table 2.	
Parameter	Rating
V <sub>DD</sub> to GND	–0.3 V to +8 V
V <sub>REF</sub> to GND	–18 V to +18 V
Logic Inputs to GND	–0.3 V to +8 V
V(Iout) to GND	$-0.3$ V to $V_{\text{DD}}$ + 0.3 V
Input Current to Any Pin Except Supplies	±50 mA
Package Power Dissipation	$(T_{JMax} - T_A)/\theta_{JA}$
Thermal Resistance, $\theta_{JA}$	
8-Lead Surface Mount (MSOP)	150°C/W
Maximum Junction Temperature (T <sub>J Max</sub> )	150°C
Operating Temperature Range	
Enhanced Plastic (EP Version)	–55°C to +125°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature	
RM-8 (Vapor Phase, 60 sec)	215°C
RM-8 (Infrared, 15 sec)	220°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



#### **Table 3. Pin Function Descriptions**

Pin No.	Mnemonic	Description
1	CLK	Clock Input. Positive-edge triggered, clocks data into shift register.
2	SDI	Serial Register Input. Data loads directly into the shift register MSB first. Extra leading bits are ignored.
3	R <sub>FB</sub>	Internal Matching Feedback Resistor. This pin connects to an external op amp for voltage output.
4	VREF	DAC Reference Input Pin. Establishes DAC full-scale voltage. Constant input resistance vs. code.
5	Ι <sub>ουτ</sub>	DAC Current Output. This pin connects to the inverting terminal of the external precision I-to-V op amp for voltage output.
6	GND	Analog and Digital Ground.
7	V <sub>DD</sub>	Positive Power Supply Input. Specified range of operation at 5 V $\pm$ 10%.
8	CS	Chip Select. Active low digital input. Transfers shift-register data to DAC register on rising edge.

### **TYPICAL PERFORMANCE CHARACTERISTICS**









Figure 12. Midscale Transition and Digital Feedthrough



### **OUTLINE DIMENSIONS**



#### **ORDERING GUIDE**

Model <sup>1, 2</sup> INL (LSB) RES (LSB) Temperature Range		Package Description	Package Option	Branding		
AD5543SRMZ-EP	±3	16	–55°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	DHR

 $^1$  The AD5543 contains 1040 transistors. The die size measures 55 mil  $\times$  73 mil or 4,015 sq. mil.  $^2$  Z = RoHS Compliant Part.

## NOTES

# NOTES

# **Data Sheet**

### NOTES

©2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D10082-0-2/12(0)



www.analog.com