# **3A Single Cell Switching Battery Charger**

## **General Description**

The RT9471/D is a highly-integrated 3A switch mode battery charge management and system power path management device for single cell Li-Ion and Li-polymer battery. The low impedance power path optimizes switch-mode operation efficiency, reduces battery charging time and extends battery life during discharging phase. The I<sup>2</sup>C serial interface with charging and system settings makes the device a truly flexible solution.

## **Ordering Information**

### RT9471/D 🖵 🖵 📮



Note :

\*\*\*Empty means Pin1 orientation is Quadrant 1 Richtek products are :

- ► RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ► Suitable for use in SnPb or Pb-free soldering processes.

### Features

- High Efficiency, 1.5MHz, Synchronous Switch-Mode Buck Charger
  - 92% Charge Efficiency at 2A with 5V Input and 3.8V Battery
  - ► Support 3.9V to 13.5V Input Voltage Range
  - Average Input Current Regulation (AICR)
  - Minimum Input Voltage Regulation (MIVR)
  - Minimum Input Voltage Regulation Track (MIVR Track)
  - Charge Current Regulation (CCR)
  - Charge Voltage Regulation (CVR)
  - Charge Voltage Regulation Track (CVR Track)
  - Junction Thermal Regulation (JTR)
- Supports USB On-The-Go (OTG)
  - ▶ 92% Boost Efficiency at 1A with 3.8V Battery and 5.15V Output
  - ▶ OTG Current Limit Regulation (OCLR)
  - ► OTG Voltage Limit Regulation (OVLR)
- Protection
  - Over-Temperature Protection (OTP)
  - VBUS Over-Voltage Protection (VBUS OVP)
  - Battery Over-Voltage Protection (VBAT OVP)
  - System Over-Voltage Protection (VSYS OVP)
  - System Under-Voltage Protection (VSYS UVP)
  - System Over-Load Protection (VSYS OLP)
  - Cycle-by-Cycle Over-Current Protection (OCP)
  - OTG Low Battery Protection (OTG LBP)

## Applications

- Smart Phone/Tablet PC
- Personal Information Appliances
- Portable Device and Accessory

## **Simplified Application Circuit**



Copyright © 2019 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation. DS9471/D-02 August 2019 www.richtek.com

1



## **Marking Information**



8P=YM

DNN

8P= : Product Code YMDNN : Date Code RT9471DGQW

(TOP VIEW)

8Q=YM DNN 8Q= : Product Code YMDNN : Date Code

## **Pin Configuration**



WQFN-24L 4x4 (RT9471)

VAC PMID REGN BTST SW SW 24 23 22 21 20 19 VBUS GND 1 D+ GND 17 16 15 14 13 2 3 4 5 D-SYS Thermal STAT SYS Pad SCL BAT 25 SDA 6 BAT 7 8 9 10 11 12 

WQFN-24L 4x4 (RT9471D)

Pir	n No.	Din Mana	1/0	Din Franklan	
RT9471	RT9471D	Pin Name	I/O	Pin Function	
1	24	VAC	AI	Input voltage sensing. This pin must be tied to VBUS.	
2		PSEL	DI	Power source selection input. High indicates 0.5A input current limit. Low indicates 2.4A input current limit. Once the device gets into host mode, the host can program different input current limit to AICR register.	
3		PG	DO	Open-drain active low power good indicator. Connect the $\overrightarrow{PG}$ pin to a logic rail via 2.2k $\Omega$ to 10k $\Omega$ resistor.	
	2	D+	AIO	Positive line of the USB data line pair. D+/D– based USE host/charging port detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2.	
	3	D-	AIO	Negative line of the USB data line pair. D+/D- based the host/charging port detection. The detection includes of contact detection (DCD), primary and second detection in BC1.2.	
4	4	STAT	DO	Open-drain charger status output. Connect the STAT p to a logic rail via $2.2k\Omega$ to $10k\Omega$ resistor. The STAT p indicates charger status.	

## Functional Pin Description

RT9471/D
----------

Pin	No.	Din Nome	1/0	Die Frenchien	
RT9471	RT9471D	Pin Name	I/O	Pin Function	
5	5	SCL	DI	$I^2C$ interface clock. Connect SCL to the logic rail through a $10k\Omega$ resistor.	
6	6	SDA	DIO	$I^2C$ interface clock. Connect SDA to the logic rail through a $10 k \Omega$ resistor.	
7	7	INT	DO	Open-drain active low interrupt output. Connect the $\overline{IN}$ to a logic rail through 10k $\Omega$ resistor. The $\overline{INT}$ pin senactive low pulse to host to report charger device state and fault.	
8, 10	8, 10	NC		No internal connection.	
9	9	CE	DI	Charge enable pin. When this pin is driven low, battery charging is enabled.	
11	11	TS	AI	Temperature qualification voltage input to support JEITA profile. Connect a negative temperature coefficient thermistor. Program temperature window with a resistor divider from REGN to TS to GND. Charge suspends when TS pin voltage is out of range. When TS pin is not used, connect a 10k $\Omega$ resistor from REGN to TS and a 10k $\Omega$ resistor from TS to GND.	
12	12	QON	DI	BATFET (Q4) enable control input. When BATFET is in ship mode, a logic low duration turns on BATFET (Q4) to exit shipping mode. When no VBUS, a logic low for $t_{QON\_RST}$ , the BATFET turns off for $t_{BATFET\_RST}$ , and then re-enable BATFET to provide system reset. Pull-High to internal bias circuit via 250k $\Omega$ resistor.	
13, 14	13, 14	BAT	Р	Battery connection point to the positive terminal of the battery pack. The internal current sensing resistor is connected between SYS and BAT. Connect a $10\mu$ F capacitor closely to the BAT pin.	
15, 16	15, 16	SYS	Р	Converter output connection point. The internal current sensing resistor is connected between SYS and BAT. Connect two $10\mu$ F capacitors closely to the SYS pin.	
17, 18	17, 18	GND	Р	Power ground.	
19, 20	19, 20	sw	Р	Switching node connecting to output inductor. Internally SW is connected to the source of the high-side switching MOSFET (Q2) and the drain of the low-side switching MOSFET (Q3). Connect a 47nF bootstrap capacitor from SW to BTST.	
21	21	BTST	Р	PWM high-side driver positive supply. Internally, the BTST is connected to the cathode of the bootstrap diode. Connect the 47nF bootstrap capacitor from SW to BTST.	
22	22	REGN	Р	PWM low side driver and internal supply output. Internally, REGN is connected to the anode of the bootstrap diode. Connect a $4.7\mu$ F capacitor from REGN to GND. The capacitor should be placed close to the IC.	
23	23	PMID	Ρ	Connected to the drain of the reverse blocking MOSFET (Q1) and the drain of high-side switching MOSFET (Q2). Connect $10\mu$ F capacitor from PMID to GND.	





Pin	No.	Pin Name	I/O	Pin Function	
RT9471	RT9471D		1/0		
24	1	VBUS	Ρ	Charger input voltage. The internal reverse block MOSFET (Q1) is connected between VBUS and PMID with VBUS on source. Connect a $1\mu$ F capacitor from VBUS to GND and place it as close as possible to IC.	
25 (Exposed Pad)	25 (Exposed Pad)	Thermal Pad	Ρ	Thermal pad and ground reference. The thermal must be connected to GND and well soldered to a la PCB copper area for maximum power dissipation.	

## **Functional Block Diagram**

### **RT9471 Functional Block Diagram**





### **RT9471D Functional Block Diagram**



d. RICHTEK

6

## Absolute Maximum Ratings (Note 1)

Voltage Sense Pin Voltage, VAC	1.4V to 22V
Supply Pin Voltage, VBUS	1.4V to 22V
Terminal Pin Voltage, PMID	0.3V to 22V
Terminal Pin Voltage, SW	0.3V to 16V
Terminal Pin Voltage, BTST-SW	0.3V to 6V
Terminal Pin Voltage, SYS	0.3V to 6V
Supply Pin Voltage, BAT	0.3V to 6V
• Other Pins Voltage, STAT, SCL, SDA, INT, CE, TS, QON, REGN	0.3V to 6V
Other Pins Voltage for RT9471, PSEL, PG	0.3V to 6V
Other Pins Voltage for RT9471D, D+, D-	0.3V to 6V
• Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
WQFN-24L 4x4	4.46W
Package Thermal Resistance (Note 2)	
WQFN-24L 4x4, θJA	28°C/W
WQFN-24L 4x4, $\theta_{JC}$	7.1°C/W
Lead Temperature (Soldering, 10 sec.)	260°C
Junction Temperature	150°C
Storage Temperature Range	–65°C to 150°C
ESD Susceptibility (Note 3)	
HBM (Human Body Model)	2kV

## Recommended Operating Conditions (Note 4)

Voltage Sense Pin Voltage, VAC	3.9V to 13.5V
Supply Input Voltage Range, VBUS	3.9V to 13.5V
Maximum Input Current, IBUS	3.2A
• Maximum Input Current, IBUS (VBUS $\geq$ 12V)	2A
Maximum Output Current (SW), ISYS	3.2A
Maximum Battery Voltage, VBAT	4.7V
Maximum Charge Current, IBAT	3.15A
Maximum Discharge Current, IBAT	6A
Ambient Temperature Range	–40°C to 85°C
Junction Temperature Range	–40°C to 150°C

## **Electrical Characteristics**

 $(V_{BUS\_MIN\_RISE} < V_{AC} < V_{AC\_OVP\_RISE} \text{ and } V_{AC} > V_{BAT} + V_{SLEEP\_RISE}, T_A = 25^{\circ}C, \text{ unless otherwise specified}) \quad (Note 5)$ 

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Quiescent Current				I	1	
Battery Discharge Current (BAT) in Q4 Disabled	IBAT_Q4_DIS	$V_{BAT}$ = 4.5V, High-Z mode and I <sup>2</sup> C disabled, Q4 disabled		15	32	μA
Battery Discharge Current (BAT) in Q4 Enable	IBAT_Q4_EN	$V_{BAT}$ = 4.5V, High-Z mode and I <sup>2</sup> C disabled, Q4 enabled		55	85	μA
Input Supply Current		$V_{BUS} = 5V$ , High-Z mode and no battery		50	86	
(VBUS) in Buck Mode	Ibus_hiz	$V_{BUS}$ = 12V, High-Z mode and no battery		52	88	μA
Input Supply Current (VBUS) in Buck Mode	IBUS_BUCK	$\label{eq:VBUS} \begin{array}{l} V_{BUS} > V_{BUS\_MIN\_RISE}, V_{BUS} > \\ V_{BAT}, \ converter \ switching, \ V_{BAT} = \\ 3.8V, \ I_{SYS} = 0A \end{array}$		5	7	mA
Battery Discharge Current (BAT) in Boost Mode	IBAT_BOOST	$V_{BAT}$ = 4.2V, boost mode, I <sub>BUS</sub> = 0A, converter switching		4	5	mA
VAC, VBUS and BAT Pow	ver					•
VBUS Operating Range	VBUS_OP	V <sub>BUS</sub> rising	3.9		13.5	V
REGN Turn Off Level with Only VBUS	VBUS_UVLO	VBUS falling	3.0	3.3	3.6	V
Sleep Mode Falling Threshold	VSLEEP_FALL	VAC falling, VAC – VBAT	10	60	120	mV
Sleep Mode Rising Threshold	V <sub>SLEEP_RISE</sub>	$V_{AC}$ rising, $V_{AC} - V_{BAT}$	160	250	340	mV
VAC 5.8V Over-Voltage rising threshold		V <sub>AC</sub> rising	5.5	5.8	6.1	
VAC 6.5V Over-Voltage rising threshold		V <sub>AC</sub> rising	6.2	6.5	6.8	v
VAC 10.9V Over-Voltage Rising Threshold	Vac_ovp_rise	V <sub>AC</sub> rising	10.3	10.9	11.5	V
VAC 14V Over-Voltage Rising Threshold		V <sub>AC</sub> rising	13.3	14	14.7	
VAC 5.8V Over-Voltage Hysteresis		V <sub>AC</sub> falling		300		
VAC 6.5V Over-Voltage Hysteresis		V <sub>AC</sub> falling		300		m\/
VAC 10.9V Over-Voltage Hysteresis	Vac_ovp_hys	V <sub>AC</sub> falling		300		mV
VAC 14V Over-Voltage Hysteresis		V <sub>AC</sub> falling		300		
BAT for Active I <sup>2</sup> C, No Adapter	VBAT_UVLO	V <sub>BAT</sub> rising	2.0	2.2	2.4	V



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Battery Depletion Falling Threshold	VBAT_DPL_FALL	VBAT falling	2.15	2.38	2.65	V
Battery Depletion Rising Threshold	VBAT_DPL_RISE	V <sub>BAT</sub> rising	2.4	2.6	2.8	V
Battery Depletion Rising Hysteresis	VBAT_DPL_HYS	V <sub>BAT</sub> rising		220		mV
Bad Adapter Detection Rising Threshold	VBUS_MIN_RISE	V <sub>BUS</sub> rising	3.6	3.8	4	V
Bad Adapter Detection Hysteresis	VBUS_MIN_HYS	V <sub>BUS</sub> falling		200		mV
Bad Adapter Detection Current Source	IBADSRC	Sink current from VBUS to GND		40		mA
Power Path				•		
System Regulation	V <sub>SYS_MIN</sub>	V <sub>BAT</sub> < V <sub>SYS_MIN</sub> = 3.5V, Q4 disabled/enable	3.5	3.5 + 0.2		v
Voltage	Vsys	I <sub>SYS</sub> = 0A, V <sub>BAT</sub> > V <sub>SYS_MIN</sub> = 3.5V, Q4 disabled		V <sub>BAT</sub> + 0.05		V
Top Reverse Blocking MOSFET On-Resistance Between VBUS and PMID	Ron(Q1)	–40°C ≤ T <sub>A</sub> ≤ 125°C		38		mΩ
Top Switching MOSFET On- Resistance Between PMID and SW	R <sub>ON(Q2)</sub>	$V_{REGN} = 5V, -40^{\circ}C \le T_A \le 125^{\circ}C$		52		mΩ
Bottom Switching MOSFET On-Resistance Between SW and GND	Ron(Q3)	$V_{REGN} = 5V, -40^{\circ}C \le T_A \le 125^{\circ}C$		54		mΩ
SYS-BAT MOSFET On- Resistance	RON(BAT-SYS)	Measured from BAT to SYS, $V_{BAT} = 4.2V$ , $T_J = 25^{\circ}C$		18		mΩ
Battery Charger						
Charge Voltage Range	VBAT_REG_RANGE	Default = 4.2V	3.9		4.7	V
Charge Voltage Step	VBAT_REG_STEP			10		mV
Charge Voltage Setting Accuracy	VBAT_REG_ACC		-0.5		0.5	%
Charge Current Regulation Range	ICHG_REG_RANGE	Default = 2000mA	0		3150	mA
Charge Current Regulation Step	ICHG_REG_STEP			50		mA
		VBAT=3.8V, I <sub>CHG_REG</sub> < 150mA	-20		20	
Charge Current Regulation Accuracy	ICHG_REG_ACC	VBAT=3.8V, 150mA ≤ I <sub>CHG_REG</sub> < 750mA	-10		10	%
		VBAT=3.8V, I <sub>CHG_REG</sub> ≥ 750mA	-5		5	
Pre-Charge Falling Threshold	VPRE_CHG_FALL	$I_{CHG} = 200 \text{mA}, V_{PRE\_CHG} = 3.1 \text{V}$	2.75	2.9	3.05	V
Pre-Charge Rising Threshold	VPRE_CHG_RISE	Pre-charge to fast charge, VPRE_CHG = 3.1V	2.95	3.1	3.25	V

Copyright © 2019 Richtek Technology Corporation. All rights reserved.

# RT9471/D

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Pre-Charge Current Range	IPRE_CHG_RANGE	Default = 150mA	50		800	mA
Pre-Charge Current Step	IPRE_CHG_STEP			50		mA
Pre-Charge Accuracy	IPRE_CHG_ACC	$V_{BUS} = 5V$ , $I_{PRE}CHG = 150mA$	-15		25	%
End-Of-Charge Current Range	IEOC_CHG_RANGE	Default = 200mA	50		800	mA
End-Of-Charge Current Step	IEOC_CHG_STEP			50		mA
		I <sub>CHG_REG</sub> > 700mA, I <sub>EOC_CHG</sub> = 200mA, VBAT = 4.2V	-20	-	20	
End-Of-Charge Accuracy	IEOC_CHG_ACC	$I_{CHG_{REG}} \le 700$ mA, $I_{EOC_{CHG}} = 200$ mA, VBAT = 4.2V	-10	-	10	%
		I <sub>CHG_REG</sub> = 600mA, I <sub>EOC_CHG</sub> = 50mA, VBAT = 4.2V	-25	-	25	
Trickle-Charge Falling Threshold	VTRICKLE_CHG_ FALL	V <sub>BAT</sub> falling	1.8	2	2.2	V
Trickle-Charge Rising Threshold	VTRICKLE_CHG_ RISE	VBAT rising	2.05	2.25	2.45	V
Trickle-Charge Current	ITRICKLE_CHG	VBAT < VTRICKLE_CHG_RISE	80	100	120	mA
Re-Charge Threshold		V <sub>BAT</sub> falling, V <sub>RECHG</sub> = 100mV	70	100	130	m\/
Below VBAT_REG	VRE_CHG	V <sub>BAT</sub> falling, V <sub>RECHG</sub> = 200mV	170	200	230	mV
System Discharge Load Current	ISYS_LOAD	$V_{SYS} = 4.2V$		30		mA
Input Voltage and Curre	nt Regulation	·				
Minimum Input Voltage Regulation Range	Vmivr_range	Default = 4.5V	3.9		5.4	V
Minimum Input Voltage Regulation Step	Vmivr_step			100		mV
Minimum Input Voltage Regulation Accuracy	VMIVR_ACC	V <sub>MIVR</sub> = 3.9V and 4.4V	-1.5		1.5	%
MIVR Tracking VBAT	Vmivr_bat_track	$V_{MIVR} = 3.9V, V_{MIVR}BAT_TRACK = 300mV, V_{BAT} = 4V$		4.3		V
MIVR Tracking VBAT Accuracy	Vmivr_bat_track _acc		-3		3	%
Average Input Current Regulation Range	IAICR_RANGE	Default = 0.5A	0.05		3.2	А
Average Input Current Regulation Step	IAICR_STEP			50		mA
		V <sub>BUS</sub> = 5V, I <sub>AICR</sub> = 500mA	450	470	500	
Average Input Current		V <sub>BUS</sub> = 5V, I <sub>AICR</sub> = 900mA	780	840	900	mA
Regulation Accuracy	IAICR_ACC	$V_{BUS} = 5V$ , $I_{AICR} = 1500mA$	1300	1400	1500	
		$V_{BUS} = 5V, I_{AICR} > 1500mA$	-15		0	%

9

www.richtek.com



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
BAT Over-Voltage Prote	ction					
Battery Over-Voltage Rising	VBAT_OVP_RISE	V <sub>BAT</sub> rising, as percentage of V <sub>BAT_REG</sub>	103	104	105	%
Battery Over-Voltage Falling	VBAT_OVP_FALL	V <sub>BAT</sub> falling, as percentage of V <sub>BAT_REG</sub>	101	102	103	%
Input Reverse Blocking	NFET and Regulati	on				
Junction Thermal Regulation Range	Tj_threg_range	Default = 120°C	100		120	°C
Junction Thermal Regulation Step	TJ_THREG_STEP			20		°C
Thermal Shutdown Rising	T <sub>OTP</sub>	Temperature rising		160		°C
Thermal Shutdown Hysteresis	T <sub>OTP_HYS</sub>	Temperature falling		30		°C
NTC Monitor (Charger M	ode)					
Battery Temperature COLD Threshold (0°C)	VVTS_COLD	VTS rising, the ratio of VREGN	72.5	73.5	74.5	%
Battery Temperature COOL Threshold (10°C)	Vvts_cool	$V_{\text{TS}}$ rising, the ratio of $V_{\text{REGN}}$	67.5	68.5	69.5	%
Battery Temperature WARM Threshold (45°C)	Vvts_warm	$V_{\text{TS}}$ falling, the ratio of $V_{\text{REGN}}$	44	45	46	%
Battery Temperature HOT Threshold (60°C)	Vvts_hot	$V_{\text{TS}}$ falling, the ratio of $V_{\text{REGN}}$	33.5	34.5	35.5	%
Battery Temperature Hysteresis	Vvts_hys			1.5		%
NTC Monitor (OTG Mode	2)				-	-
Battery Temperature COLD Threshold OTG mode (–20°C)	Vvts_cold_otg	$V_{TS}$ rising, the ratio of $V_{REGN}$	79	80	81	%
Battery Temperature HOT Threshold OTG mode (60°C)	Vvts_hot_otg	V <sub>TS</sub> falling, the ratio of V <sub>REGN</sub>	33.5	34.5	35.5	%
Battery Temperature Hysteresis OTG mode	Vvts_hys_otg			1.5		%
Charger Over-Current Th	nreshold	•				•
UGFET Cycle-by-Cycle Over-Current Threshold	IOCP_UG		5.5	6.5	7.5	А
System Over-Load Threshold	IOCP_BATFET		6			А
USB On-The-Go (OTG)						
		$V_{BAT}$ falling, $V_{OTG\_LBP} = 2.8V$	2.65	2.8	2.95	
OTG Low Battery	Votg_lbp	$V_{BAT}$ rising, $V_{OTG\_LBP} = 2.8V$	2.75	2.9	3.05	V
Protection		$V_{BAT}$ falling, $V_{OTG\_LBP} = 2.5V$	2.35	2.5	2.65	ľ
		$V_{BAT}$ rising, $V_{OTG\_LBP} = 2.5V$	2.45	2.6	2.75	

# **RT9471/D**

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
OTG Voltage Limit Regulation Range	Votg_cv_range	Default = 5.15V	4.85		5.3	V
OTG Voltage Limit Regulation Step	Votg_cv_step			150		mV
OTG Voltage Limit Regulation Accuracy	Votg_cv_acc	$V_{BAT} = 3.8V$ , $I_{PMID} = 0A$ , $V_{OTG_REG} = 5.15V$	-3		3	%
OTG Current Limit		IOTG_LIMIT_REG_SEL = 1.2A	1.2	1.4	1.6	
Regulation Accuracy	IOTG_CC	IOTG_LIMIT_REG_SEL = 0.5A	0.5	0.6	0.7	A
OTG Over-Voltage Threshold	Votg_ovp	$V_{AC}$ rising, $V_{AC}_{OVP} = 6.5V$	6.2	6.5	6.8	V
PWM						
PWM Switching	fsw_buck	Oscillator frequency, buck mode	1350	1500	1650	kHz
Frequency	fsw_boost	Oscillator frequency, boost mode	1350	1500	1650	КПД
Maximum PWM Duty Cycle	DMAX			97		%
REGN						
REGN LDO Output	VREGN	V <sub>BUS</sub> = 9V, I <sub>REGN</sub> = 40mA	4.5	4.9	5.3	V
Voltage	VREGN	$V_{BUS} = 5V$ , $I_{REGN} = 20mA$	4.5	4.9	5	v
Control I/O Pin (CE, PSE	L, SCL and SDA)		-	-	-	-
Input High Threshold Voltage	VIH_CTRL		1.3			V
Input Low Threshold Voltage	VIL_CTRL				0.4	V
High Level Leakage Current	IBIAS	Pull high to 1.8V			1	μΑ
Control I/O Pin (PG, STA	T and INT)					
Output Low Threshold Voltage	Vol_ctrl				0.4	V
INT Pull Low Time	tint_pull_low	INT pull low time		256		μS
D+/D- Detection						
Data Detect Voltage	V <sub>DAT_REF</sub>		0.25	0.325	0.4	V
D- Current Sink	IDISNK		50	100	150	μA
D+D- Leakage Current	I <sub>D+DLKG</sub>		-1		1	μΑ
D- Pulldown for Connection Check	R <sub>D19К</sub>		14.25	19.53	24.8	kΩ
D+D- Threshold for Non- Standard Adapter (1.2V)	VD+D1P2			1.2		V
D+D- Threshold for Non- Standard Adapter (2.0V)	VD+D2P0			2		V
D+D- Threshold for Non- Standard Adapter (2.8V)	VD+D2P8			2.8		V

RICHTEK
---------

Parameter	Symbol	Test Conditions	Min	Тур	Мах	Unit
Timing Requirements					L	
VAC OVP Reaction Time	tvac_ovp			200		ns
Bad Adapter Detection Duration	tBAD_AD_ DETECTION			30		ms
Deglitch Time for Charger EOC	tEOC_DGL			256		ms
Deglitch Time for Re- Charge	tre_CHG_DGL			256		ms
Charge Safe Timer	tCHG_SAFE_TMR	Timer = 10hr	9	10	11	hr
Back-Ground Charge Timer	tbg_CHG_TMR	Timer = 30min	29	30	31	min
QON Timing						
QON Low Time to Exit Shipping Mode	tSHIPMODE_EXIT		0.9	1.1	1.3	s
QON Low Time to Reset System	tQON_RST		9	10	11	s
BATFET Reset Time	tBATFET_RST		430	453	480	ms
Enter Shipping Mode Delay Time	tSHIP_MODE_ ENTER		11	12	13	s
I <sup>2</sup> C Clock and Watchdog	g Timer		•		•	
SCL Clock	face	CB ≤ 100pF			3.4	MHz
SCL CIOCK	fSCL	100pF < CB ≤ 400pF			1.7	IVITIZ
Watchdog Timer	twdt	Default = 40s		40		S
Watchdog Reset Wait Time	twdt_wait			500		ms

- **Note 1.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- **Note 2.**  $\theta_{JA}$  is measured under natural convection (still air) at  $T_A = 25$ °C with the component mounted on a high effective-thermalconductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.  $\theta_{JC}$  is measured at the top of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5. Specification is guaranteed by design and/or correlation with statistical process control.

## **Typical Application Circuit**

### RT9471 (Refer to Table 1 for PSEL Detect Setting Result)



#### RT9471D (Refer to Table 2 for D+/D- Detect Setting Result)



# RICHTEK

#### Below are recommended components information

Name	Part Number	Description	Package	Manufacturer
CBUS	GRM155R61E105KA12	1μF/25V/X5R	0402	muRata
CPMID	GRM188R61E106MA73	10μF/25V/X5R	0603	muRata
Свтят	GRM033R61C473KE84	47nF/16V/X5R	0201	muRata
C <sub>SYS</sub>	GRM185R60J106ME15	10μF/6.3V/X5R	0603	muRata
Сват	GRM185R60J106ME15	10μF/6.3V/X5R	0603	muRata
CREGN	GRM155R60J475ME47	4.7μF/6.3V/X5R	0402	muRata
L	CIGT252010EH1R0MNE	1μH/20%	2.5 x 2.0 x 1.0mm	Samsung
D1	PTVSHC3N12VU	TVS Diode	DFN2x2-3L	Prisemi

Copyright © 2019 Richtek Technology Corporation. All rights reserved. www.richtek.com

## **Typical Operating Characteristics**















































## **Register Descriptions**

I<sup>2</sup>C Slave Address : 1010011 (53H)

R : Read only

R/W : Read and write

RWSC : Read and write, also automatically set/clear by particular condition

### Register Address : 0x00, Register Name : OTG\_CONFIG

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:6	OTG_CV	10	N	Y	R/W	OTG voltage limit regulation 00 : 4.85V 01 : 5.0V 10 : 5.15V (default) 11 : 5.3V
5:2	Reserved	0000	NA	NA	R	Reserved
1	OTG_LBP	0	N	Y	R/W	OTG low battery protection 0 : 2.8V (default) 1 : 2.5V
0	OTG_CC	1	Y	Y	R/W	OTG current limit regulation 0 : 0.5A 1 : 1.2A (default)

### Register Address : 0x01, Register Name : TOP

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	QON_RST_ EN	1	Y	Y	R/W	0 : $\overline{\text{QON}} = 0$ for 10s will NOT do anything 1 : $\overline{\text{QON}} = 0$ for 10s will turn off BATFET (default)
6	STAT_EN	1	Ν	Y	R/W	0 : STAT pin function disable 1 : STAT pin function enable (default)
5:4	Reserved	00	NA	NA	R	Reserved
3	DIS_I2C_TO	0	Y	Y	R/W	0 : Enable I <sup>2</sup> C time-out function (default) 1 : Disable I <sup>2</sup> C time-out function
2	WDT_CNT_ RST	0	Y	Y	RWSC	0 : No action 1 : Reset watchdog counter (Notice : Back to 0 after watchdog reset)
1:0	WDT	01	Y	Y	R/W	00 : Disable watchdog timer reset function 01 : 40s (default) 10 : 80s 11 : 160s

# **RT9471/D**

### Register Address : 0x02, Register Name : FUNCTION

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	BATFET_DIS	0	N	Y	RWSC	0 : Allow BATFET turn on (default) 1 : Force BATFET turn off (Notice : Clear by VBUS plug in or QON = 0 for 1s,auto set BATFET_DIS = 1 by system overload from BAT to SYS)
6	BATFET_DIS_ DLY	1	N	Y	R/W	0 : BATFET turn off immediately while BATFET_DIS = 0 1 : BATFET turn off with 12s delay while BATFET_DIS = 1 (default)
5	HZ	0	Y	Y	RWSC	0 : Normal mode (default) 1 : HZ mode (Notice : Clear by VBUS plug in)
4	Reserved	0	NA	NA	R	Reserved
3	BUCK_PFM_ DIS	0	N	Y	R/W	0 : Enable PFM (default) 1 : Disable PFM
2	UUG_FULLON	0	Ν	Y	R/W	0 : Q1 turn on by condition (default) 1 : Force Q1 full on
1	OTG_EN	0	Y	Y	RWSC	0 : Disable OTG (default) 1 : Enable OTG (Notice : Clear by HZ = 1 or OTP or OTG_LBP or VBUS_OV or QON reset or BATFET_DIS = 1 or auto 7 times hiccup for soft-start fail or overload)
0	CHG_EN	1	Y	Y	R/W	0 : Disable charge 1 : Enable charge (default)

### Register Address : 0x03, Register Name : IBUS

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	AICC_EN	0	Y	Y	RWSC	0 : Disable AICC function (default) 1 : Enable AICC function (Notice : Auto clear after AICC function done)
6	AUTO_AICR	1	Y	Y	R/W	0 : No action 1 : Auto set IAICR by BC1.2 done or PSEL change (default)
5:0	IAICR	001010	Ν	Y	RWSC	Average input current regulation 000000 : 50mA 000001 : 50mA 000010 : 100mA  001010 : 500mA (default)  111101 : 3050mA 111110 : 3100mA 111111 : 3200mA (Notice : Auto set by BC1.2 done or PSEL change if AUTO_AICR = 1)

19

www.richtek.com



Register Address : 0x04, Register Name : VBUS

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:6	VAC_OVP	01	N	Y	R/W	VAC OVP threshold 00 : 5.8V 01 : 6.5V (default) 10 : 10.9V (6.5V while OTG) 11 : 14V (6.5V while OTG)
5:4	VMIVR_BAT_ TRACK	00	N	Y	R/W	00 : VMIVR by 0x04[3:0] (default) 01 : VMIVR = VBAT + 200mV 10 : VMIVR = VBAT + 250mV 11 : VMIVR = VBAT + 300mV
3:0	VMIVR	0110	Ν	Y	R/W	Minimum input voltage regulation 0000 : 3900mV 0001 : 4000mV  0110 : 4500mV (default)  1110 : 5300mV 1111 : 5400mV

### Register Address : 0x05, Register Name : PRECHG

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	Reserved	0	NA	NA	R	Reserved
6:4	VPRE_CHG	100	Y	Y	R/W	Pre-charge voltage threshold 000 : 2700mV 001 : 2800mV 010 : 2900mV 011 : 3000mV 100 : 3100mV (default) 101 : 3200mV 110 : 3300mV 111 : 3400mV
3:0	IPRE_CHG	0010	Y	Y	R/W	Pre-charge current 0000 : 50mA 0001 : 100mA 0010 : 150mA (default)  1110 : 750mA 1111 : 800mA



### Register Address : 0x06, Register Name : REGU

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	Reserved	0	NA	NA	R	Reserved
6	THREG	1	Y	Y	R/W	Junction thermal regulation threshold 0 : 100°C 1 : 120°C (default)
5:4	Reserved	00	NA	NA	R	Reserved
3:0	VSYS_MIN	1001	Ν	Y	R/W	System minimum voltage 0000 : 2600mV 0001 : 2700mV  1001 : 3500mV (default)  1110 : 4000mV 1111 : 4100mV

### Register Address : 0x07, Register Name : VCHG

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	VRE_CHG	0	Y	Y	R/W	Re-charge voltage threshold 0 : 100mV (default) 1 : 200mV
6:0	VBAT_REG	0011110	Y	Y	R/W	Charge voltage 0000000 : 3900mV 0000001 : 3910mV  0011110 : 4200mV (default)  1010000 : 4700mV 1010000 to 1111111 : 4700mV

#### Register Address : 0x08, Register Name : ICHG

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:6	Reserved	00	NA	NA	R	Reserved
5:0	ICHG_REG	101000	Y	Y	R/W	Charge current 000000 : 0mA (disable charge) 000001 : 50mA 000010 : 100mA 000011 : 150mA  101000 : 2000mA (default)  111101 : 3100mA 111111 : 3150mA

21

www.richtek.com



### Register Address : 0x09, Register Name : CHG\_TIMER

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	CHG_SAFE_ TMR_EN	1	Y	Y	R/W	0 : Disable charge safe timer 1 : Enable charge safe timer (default)
6	CHG_SAFE_ TMR_2XT	1	Y	Y	R/W	Double charge safe timer during MIVR, AICR, thermal regulation, and JEITA reduce ICHG 0 : Disable 2x extended charge safe timer 1 : Enable 2x extended charge safe timer (default)
5:4	CHG_SAFE_ TMR	01	Y	Y	R/W	Charge safe timer 00 : 5hr 01 : 10hr (default) 10 : 15hr 11 : 20hr
3:0	Reserved	0000	NA	NA	R	Reserved

### Register Address : 0x0A, Register Name : EOC

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:4	IEOC_CHG	0011	Y	Y	R/W	End-of-charge current threshold 0000 : 50mA 0001 : 100mA 0010 : 150mA 0011 : 200mA (default)  1110 : 750mA 1111 : 800mA
3:2	BG_CHG_ TMR	00	Y	Y	R/W	EOC back-ground charge timer 00 : Omin (default) 01 : 15min 10 : 30min 11 : 45min
1	TE	1	Y	Y	R/W	0 : Disable charge current termination 1 : Enable charge current termination (default)
0	EOC_RST	0	Y	Y	RWSC	0 : No action 1 : Reset EOC (Notice : Back to 0 after reset EOC done)

### Register Address : 0x0B, Register Name : INFO

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	REG_RST	0	NA	NA	RWSC	0 : No action 1 : Reset register (Notice : Back to 0 after register reset)
6:3	DEVICE_ID	1101	NA	NA	R	1101 : RT9471 (PSEL, PGB) 1110 : RT9471D (D+, D-)
2:0	DEVICE_RE	NA	NA	NA	R	Revision

### Register Address : 0x0C, Register Name : JEITA

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	JEITA_EN	1	Y	Y	R/W	0 : JEITA disable 1 : JEITA enable (default)
6	JEITA_COLD	0	Y	Y	R/W	0 : COLD do NOT charging / OTG (default) 1 : COLD still charging / OTG
5	JEITA_COOL_ ISET	1	Y	Y	R/W	0 : 50% of I <sub>CHG</sub> 1 : 25% of I <sub>CHG</sub> (default)
4	JEITA_COOL_ VSET	1	Y	Y	R/W	0 : V <sub>BAT_REG</sub> = 4.1V 1 : V <sub>BAT_REG</sub> = Register setting (default)
3	JEITA_WARM _ISET	1	Y	Y	R/W	0 : 50% of ICHG 1 : ICHG = Register setting (default)
2	JEITA_WARM _VSET	0	Y	Y	R/W	0 : V <sub>BAT_REG</sub> = 4.1V (default) 1 : V <sub>BAT_REG</sub> = Register setting
1	JEITA_HOT	0	Y	Y	R/W	0 : HOT do NOT charging / OTG (default) 1 : HOT still charging / OTG
0	Reserved	0	NA	NA	R	Reserved

### Register Address : 0x0D, Register Name : PUMP\_EXP

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	PE_EN	0	Y	Y	RWSC	0 : Idle (default) 1 : Trigger MTK Pump Express process (Notice : auto clear while PE done or no VBUS)
6	PE_SEL	0	Y	Y	R/W	0 : PE 1.0 process select (default) 1 : PE 2.0 process select
5	PE10_INC	0	Y	Y	R/W	0 : PE 1.0 Voltage down (default) 1 : PE 1.0 Voltage up
4:0	PE20_CODE	00000	Y	Y	R/W	MTK PE 2.0 Voltage Request Setting 00000 : 5.5V (default) 00001 : 6V  11101 : 20V 11110 : Adapter healthy self-testing 11111 : Disable cable drop compensation

Copyright © 2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



### Register Address : 0x0E, Register Name : DPDM\_DET

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	BC12_EN	1	Y	Y	R/W	0 : Disable BC1.2 detection 1 : Enable BC1.2 detection while VBUS > 3.8V (default) (Notice : For RT9471D only)
6:5	DCDT_SEL	01	Y	Y	R/W	<ul> <li>00 : Disable DCD timeout function</li> <li>01 : Enable 300ms DCD timeout function</li> <li>(default)</li> <li>10 : Enable 600ms DCD timeout function</li> <li>11 : Wait data contact</li> </ul>
4	SPEC_TA_EN	1	Y	Y	R/W	0 : Disable Samsung / Apple TA detection 1 : Enable Samsung / Apple TA detection (default)
3:1	Reserved	000	NA	NA	R	Reserved
0	DCP_DP_OPT	0	Y	Y	R/W	DCP DP behavior option 0 : DP = 0V after BC 1.2 done (default) 1 : DP keep 0.6V while DCP port detected

Copyright © 2019 Richtek Technology Corporation. All rights reserved. www.richtek.com

# **RT9471/D**

## Register Address : 0x0F, Register Name : IC\_STATUS

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:4	PORT_STAT	0000	NA	NA	R	0000 : No information 0001 to 0111 : Reserved 1000 : VBUS = device 1 (2100mA-APPLE- 10w) 1001 : VBUS = device 2 (2000mA- SAMSUNG-10w) 1010 : VBUS = device 3 (1000mA-APPLE- 5w) 1011 : VBUS = device 4 (2400mA-APPLE- 12w) 1100 : VBUS = unknown / NSDP (500mA) 1101 : VBUS = SDP (500mA) / PSEL = High 1110 : VBUS = CDP (1500mA) 1111 : VBUS = DCP (2400mA) / PSEL = Low
3:0	IC_STAT	0000	NA	NA	R	0000 : HZ/SLEEP 0001 : VBUS ready for charge 0010 : Trickle-charge 0011 : Pre-charge 0100 : Fast-charge 0101 : IEOC-charge (EOC and TE = 0) 0110 : Back-Ground charge (EOC and TE = 1 and before turn off power path) 0111 : Charge done (EOC and TE = 1 and power path off) 1000 : Charge fault (VAC_OV / CHG_BUSUV / CHG_TOUT / CHG_SYSOV / CHG_BATOV / JEITA_HOT / JEITA_COLD / OTP) 1001 to 1110 : Reserved 1111 : OTG

Copyright © 2019 Richtek Technology Corporation. All rights reserved.



### Register Address : 0x10, Register Name : STAT0

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	ST_VBUS_GD	0	NA	NA	R	0 : VBUS is not good 1 : VBUS is good (Notice : After current capability of the input source detection, and HZ = 0, VAC_OV = 0, VBUS > 3.8V)
6	ST_CHG_RDY	0	NA	NA	R	0 : VBUS is not ready for charging 1 : VBUS is ready for charging (Notice : After port detection, and HZ = 0, VAC_OV = 0, VBUS > 3.8V)
5	ST_IEOC	0	NA	NA	R	0 : Not in EOC state 1 : While in EOC state (Notice : Charge current < IEOC level)
4	ST_BG_CHG	0	NA	NA	R	0 : Not in EOC state or TE = 0 or BG_CHG_TMR = 00 1 : While in EOC state and TE = 1 and BG_CHG_TMR $\neq$ 00
3	ST_CHG_ DONE	0	NA	NA	R	0 : Not in EOC state or BATFET on 1 : While in EOC state and BATFET off
2:1	Reserved	00	NA	NA	R	Reserved
0	ST_BC12_ DONE	0	NA	NA	R	0 : BC1.2 process not ready 1 : While BC1.2 process done

#### Register Address : 0x11, Register Name : STAT1

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	ST_CHG_ MIVR	0	NA	NA	R	0 : Not in MIVR loop 1 : While in MIVR loop
6	ST_CHG_ AICR	0	NA	NA	R	0 : Not in AICR loop 1 : While in AICR loop
5	ST_CHG_ THREG	0	NA	NA	R	0 : Not in THERMAL loop 1 : While in THERMAL loop
4	ST_CHG_ BUSUV	0	NA	NA	R	0 : Not VBAT < VBUS < 3.8V 1 : While VBAT < VBUS < 3.8V
3	ST_CHG_ TOUT	0	NA	NA	R	0 : Not in charge safety time-out 1 : While in charge safety time-out
2	ST_CHG_ SYSOV	0	NA	NA	R	0 : Not in SYS OV 1 : While in SYS OV
1	ST_CHG_ BATOV	0	NA	NA	R	0 : Not in BAT OV 1 : While in BAT OV
0	Reserved	0	NA	NA	R	Reserved

### Register Address : 0x12, Register Name : STAT2

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	ST_JEITA_ HOT	0	NA	NA	R	0 : Not in BAT is hot 1 : While in BAT is hot
6	ST_JEITA_ WARM	0	NA	NA	R	0 : Not in BAT is warm 1 : While in BAT is warm
5	ST_JEITA_ COOL	0	NA	NA	R	0 : Not in BAT is cool 1 : While in BAT is cool
4	ST_JEITA_ COLD	0	NA	NA	R	0 : Not in BAT is cold 1 : While in BAT is cold
3:2	Reserved	00	NA	NA	R	Reserved
1	ST_SYS_MIN	0	NA	NA	R	0 : Not in VBAT < VSYS_MIN 1 : While in VBAT < VSYS_MIN
0	Reserved	0	NA	NA	R	Reserved

### Register Address : 0x13, Register Name : STAT3

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	ST_OTP	0	NA	NA	R	0 : Not OTP 1 : OTP
6	ST_VAC_OV	0	NA	NA	R	0 : Not VAC_OV 1 : VAC_OV (charge or OTG mode)
5	ST_WDT	0	NA	NA	R	0 : WDT is counting 1 : WDT reset will occur after 500ms
4:3	Reserved	00	NA	NA	R	Reserved
2	ST_OTG_CC	0	NA	NA	R	0 : Not in OTG_CC 1 : While in OTG_CC
0	Reserved	0	NA	NA	R	Reserved



### Register Address : 0x20, Register Name : IRQ0

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	FL_VBUS_GD	0	NA	NA	R	0 : ST_VBUS_GD not rising 1 : While ST_VBUS_GD rising, read clear
6	FL_CHG_RDY	0	NA	NA	R	0 : ST_CHG_RDY not rising 1 : While ST_CHG_RDY rising, read clear
5	FL_IEOC	0	NA	NA	R	0 : ST_IEOC not rising 1 : While ST_IEOC rising, read clear
4	FL_BG_CHG	0	NA	NA	R	0 : ST_BG_CHG not rising 1 : While ST_BG_CHG rising, read clear
3	FL_CHG_ DONE	0	NA	NA	R	0 : ST_CHG_DONE not rising 1 : While ST_CHG_DONE rising, read clear
2	FL_RECHG	0	NA	NA	R	0 : While VBAT > VRECHG after EOC 1 : While VBAT < VRECHG after EOC, read clear
1	FL_DETACH	0	NA	NA	R	0 : ST_VBUS_GD not rising or in ST_VBUS_GD 1 : While ST_VBUS_GD falling then VBUS < VBAT or VBUS < 3.3V, read clear
0	FL_BC12_ DONE	0	NA	NA	R	0 : BC1.2 process not ready 1 : While BC1.2 process done

#### Register Address : 0x21, Register Name : IRQ1

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	FL_CHG_ MIVR	0	NA	NA	R	0 : ST_CHG_MIVR not rising 1 : While ST_CHG_MIVR rising, read clear
6	FL_CHG_ AICR	0	NA	NA	R	0 : ST_CHG_AICR not rising 1 : While ST_CHG_AICR rising, read clear
5	FL_CHG_ THREG	0	NA	NA	R	0 : ST_CHG_THREG not rising 1 : While ST_CHG_THREG rising, read clear
4	FL_CHG_ BUSUV	0	NA	NA	R	0 : ST_CHG_BUSUV not rising 1 : While ST_CHG_BUSUV rising, read clear
3	FL_CHG_ TOUT	0	NA	NA	R	0 : ST_CHG_TOUT not rising 1 : While ST_CHG_TOUT rising, read clear
2	FL_CHG_ SYSOV	0	NA	NA	R	0 : ST_CHG_SYSOV not rising 1 : While ST_CHG_SYSOV rising, read clear
1	FL_CHG_ BATOV	0	NA	NA	R	0 : ST_CHG_BATOV not rising 1 : While ST_CHG_BATOV rising, read clear
0	Reserved	0	NA	NA	R	Reserved

Register Address : 0x22, Register Name : IRQ2

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	FL_JEITA_ HOT	0	NA	NA	R	0 : ST_JEITA_HOT not rising 1 : While ST_JEITA_HOT rising, read clear
6	FL_JEITA_ WARM	0	NA	NA	R	0 : ST_JEITA_WARM not rising 1 : While ST_JEITA_WARM rising, read clear
5	FL_JEITA_ COOL	0	NA	NA	R	0 : ST_JEITA_COOL not rising 1 : While ST_JEITA_COOL rising, read clear
4	FL_JEITA_ COLD	0	NA	NA	R	0 : ST_JEITA_COLD not rising 1 : While ST_JEITA_COLD rising, read clear
3	FL_PE_DONE	0	NA	NA	R	0 : FL_PE_DONE not rising 1 : While PE processing done, read clear
2	FL_AICC_ DONE	0	NA	NA	R	0 : FL_AICC_DONE not rising 1 : While AICC processing done, read clear
1	FL_SYS_MIN	0	NA	NA	R	0 : ST_SYS_MIN not rising 1 : While ST_SYS_MIN rising, read clear
0	FL_SYS_ SHORT	0	NA	NA	R	0 : FL_SYS_SHORT not rising 1 : While FL_SYS_SHORT rising, read clear

Register Address : 0x23, Register Name : IRQ3

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	FL_OTP	0	NA	NA	R	0 : ST_OTP not rising 1 : While ST_OTP rising, read clear
6	FL_VAC_OV	0	NA	NA	R	0 : ST_VAC_OV not rising 1 : While ST_VAC_OV rising, read clear
5	FL_WDT	0	NA	NA	R	0 : ST_WDT not rising 1 : While ST_WDT rising, read clear
4:3	Reserved	00	NA	NA	R	Reserved
2	FL_OTG_CC	0	NA	NA	R	0 : ST_OTG_CC not rising 1 : While ST_OTG_CC rising, read clear
1	FL_OTG_LBP	0	NA	NA	R	0 : FL_OTG_LBP not rising 1 : While VBAT < OTG_LBP, read clear
0	FL_OTG_ FAULT	0	NA	NA	R	0 : FL_OTG_FAULT not rising 1 : While FL_OTG_FAULT rising, read clear

29

www.richtek.com



### Register Address : 0x30, Register Name : MASK0

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	MK_VBUS_ GD	1	Ν	Y	R/W	0 : Not mask IRQ of FL_VBUS_GD 1 : Mask IRQ of FL_VBUS_GD (default)
6	MK_CHG_ RDY	1	Ν	Y	R/W	0 : Not mask IRQ of FL_CHG_RDY 1 : Mask IRQ of FL_CHG_RDY (default)
5	MK_IEOC	1	N	Y	R/W	0 : Not mask IRQ of FL_IEOC 1 : Mask IRQ of FL_IEOC (default)
4	MK_BG_CHG	1	N	Y	R/W	0 : Not mask IRQ of MK_BG_CHG 1 : Mask IRQ of MK_BG_CHG (default)
3	MK_CHG_ DONE	1	Ν	Y	R/W	0 : Not mask IRQ of FL_CHG_DONE 1 : Mask IRQ of FL_CHG_DONE (default)
2	MK_RECHG	1	Ν	Y	R/W	0 : Not mask IRQ of FL_RECHG 1 : Mask IRQ of FL_RECHG (default)
1	MK_DETACH	1	Ν	Y	R/W	0 : Not mask IRQ of FL_DETACH 1 : Mask IRQ of FL_DETACH (default)
0	MK_BC12_ DONE	1	N	Y	R/W	0 : Not mask IRQ of FL_BC12_DONE 1 : Mask IRQ of FL_BC12_DONE (default)

### Register Address : 0x31, Register Name : MASK1

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	MK_CHG_ MIVR	1	N	Y	R/W	0 : Not mask IRQ of FL_CHG_MIVR 1 : Mask IRQ of FL_CHG_MIVR (default)
6	MK_CHG_ AICR	1	Ν	Y	R/W	0 : Not mask IRQ of FL_CHG_AICR 1 : Mask IRQ of FL_CHG_AICR (default)
5	MK_CHG_ THREG	1	Ν	Y	R/W	0 : Not mask IRQ of FL_CHG_THREG 1 : Mask IRQ of FL_CHG_THREG (default)
4	MK_CHG_ BUSUV	1	N	Y	R/W	0 : Not mask IRQ of FL_CHG_BUSUV 1 : Mask IRQ of FL_CHG_BUSUV (default)
3	MK_CHG_ TOUT	1	Ν	Y	R/W	0 : Not mask IRQ of FL_CHG_TOUT 1 : Mask IRQ of FL_CHG_TOUT (default)
2	MK_CHG_ SYSOV	1	N	Y	R/W	0 : Not mask IRQ of FL_CHG_SYSOV 1 : Mask IRQ of FL_CHG_SYSOV (default)
1	MK_CHG_ BATOV	1	N	Y	R/W	0 : Not mask IRQ of FL_CHG_BATOV 1 : Mask IRQ of FL_CHG_BATOV (default)
0	Reserved	1	NA	NA	R	Reserved

Register Address : 0x32, Register Name : MASK2

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	MK_JEITA_ HOT	1	Ν	Y	R/W	0 : Not mask IRQ of FL_JEITA_HOT 1 : Mask IRQ of FL_JEITA_HOT (default)
6	MK_JEITA_ WARM	1	Ν	Y	R/W	0 : Not mask IRQ of FL_JEITA_WARM 1 : Mask IRQ of FL_JEITA_WARM (default)
5	MK_JEITA_ COOL	1	N	Y	R/W	0 : Not mask IRQ of FL_JEITA_COOL 1 : Mask IRQ of FL_JEITA_COOL (default)
4	MK_JEITA_ COLD	1	N	Y	R/W	0 : Not mask IRQ of FL_JEITA_COLD 1 : Mask IRQ of FL_JEITA_COLD (default)
3	MK_PE_ DONE	1	Ν	Y	R/W	0 : Not mask IRQ of FL_PE_DONE 1 : Mask IRQ of FL_PE_DONE (default)
2	MK_AICC_ DONE	1	N	Y	R/W	0 : Not mask IRQ of FL_AICC_DONE 1 : Mask IRQ of FL_AICC_DONE (default)
1	MK_SYS_MIN	1	N	Y	R/W	0 : Not mask IRQ of FL_SYS_MIN 1 : Mask IRQ of FL_SYS_MIN (default)
0	MK_SYS_ SHORT	1	N	Y	R/W	0 : Not mask IRQ of FL_SYS_SHORT 1 : Mask IRQ of FL_SYS_SHORT (default)

### Register Address : 0x33, Register Name : IRQ3

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	MK_OTP	1	N	Y	R/W	0 : Not mask IRQ of FL_OTP 1 : Mask IRQ of FL_OTP (default)
6	MK_VAC_OV	1	N	Y	R/W	0 : Not mask IRQ of FL_VAC_OV 1 : Mask IRQ of FL_VAC_OV (default)
5	MK_WDT	1	Ν	Y	R/W	0 : Not mask IRQ of FL_WDT 1 : Mask IRQ of FL_WDT (default)
4:3	Reserved	11	NA	NA	R	Reserved
2	MK_OTG_CC	1	N	Y	R/W	0 : Not mask IRQ of FL_OTG_CC 1 : Mask IRQ of FL_OTG_CC (default)
1	MK_OTG_LBP	1	N	Y	R/W	0 : Not mask IRQ of FL_OTG_LBP 1 : Mask IRQ of FL_OTG_LBP (default)
0	MK_OTG_ FAULT	1	N	Y	R/W	0 : Not mask IRQ of FL_OTG_FAULT 1 : Mask IRQ of FL_OTG_FAULT (default)

31

www.richtek.com

## **Application Information**

### Power Up

### • Power-On-Reset (POR)

The device powers internal bias circuits from the higher voltage of VBUS and VBAT. When VBUS rises above 1.8V or VBAT rises above  $V_{BAT_UVLO}$ ,  $I^2C$  interface is ready for communication and all the registers are reset to default value.

### Device Power Up from Battery Only

When only Battery is present and VBAT above V<sub>BAT\_DPL\_RISE</sub>, the BATFET turns on to connect VBAT to VSYS. The REGN stays off to minimize the quiescent current. The low quiescent current on VBAT and low R<sub>DS(ON)</sub> of BATFET minimize device power consumption and conduction loss maximum battery run life.

The device always monitors the discharge current through BATFET (Battery Supply Mode). When the system is overloaded or shorted ( $I_{BAT} > I_{BATFET_OCP}$ ), the device turns off BATFET immediately and sets BATFET\_DIS = 1 to enter Shipping Mode until VBUS plugs in again or uses the methods to Exit Shipping Mode to re-enable BATFET.

### Device Power Up from VBUS

When the VBUS is plugged in, the power up sequence is as listed :

- 1. Power up REGN LDO.
- 2. Poor Source Detection.
- PORT\_STAT Detection is based on PSEL or input source type to set default Average Input Current Regulation (AICR) register.
- 4. Minimum Input Voltage Regulation (MIVR) setting.
- 5. Buck Converter Power-up.

### Power-Up REGN LDO

The REGN LDO supplies the High-side and Low-side MOSFET gate drive. The REGN also provides bias to TS external resistor and pull-up rail of STAT. The REGN is enabled when the below conditions are valid : 1. VAC above VBAT + V<sub>SLEEP\_RISE</sub> in buck mode or enable OTG bit in boost mode.

RICHTEK

- 2. After 220ms delay is completed when  $V_{AC}$  above VBAT + VSLEEP\_RISE.
- 3. REGN LDO turns off when device in HZ mode, sleep mode, VBUS over-voltage or OTG disable.

### Poor Source Detection

After REGN powers up, the device checks the current capability of the input source. The input source has to meet following requirements to turn on the buck converter.

- 1. VBUS below VAC\_OVP\_RISE.
- 2. VBUS above VBUS\_BAD\_ADP then pulling I<sub>BADSRC</sub> (typical = 40mA).

When input source passes above conditions, the ST\_VBUS\_GD and the FL\_VBUS\_GD turn to high and INT pin is pulsed for interrupting the host. If ST\_VBUS\_GD doesn't turn to high, it repeats poor source detection every 2 seconds.

### VBUS Source Type Detection

After ST\_VBUS\_GD turns to high, the device runs VBUS source type detection (RT9471D) or PSEL pin status (RT9471). After detection is completed, the ST\_CHG\_RDY and the FL\_CHG\_RDY turn to high and INT pin is pulsed for interrupting the host.

Then the following registers are changed:

- Average Input Current Regulation (AICR) register is changed to the result of VBUS source type detection or PSEL pin status automatically if AUTO\_AICR = 1.
- 2. PORT\_STAT bit is updated to indicate VBUS source type.

### Average Input Current Regulation (AICR)

The charger input current is always limited by AICR register. The range of AICR is from 50mA to 3.2A with 50mA resolution.

 If the bit AUTO\_AICR is set to 0, the device can't change AICR automatically after VBUS source type detection.

- 2. The host can over-write AICR register to change input current limit.
- The AICR register setting from PSEL in the RT9471 refers to Table 1 or from D+/D- detection (include standard USB BC 1.2) in the RT9471D refers to Table 2.
- 4. PSEL value updates AICR in real time in RT9471.
- D+/D- detect value updates AICR after BC12\_EN disable then enable or re-plug VBUS in the RT9471D.

#### Table 1. AICR Setting from PSEL

PSEL pin	AICR setting	PORT_STAT
High	0.5 A	1101
Low	2.4 A	1111

#### Table 2. AICR Setting from D+/D- Detection

Detection	AICR setting	PORT_STAT
Device 1	2.1A	1000
Device 2	2A	1001
Device 3	1A	1010
Device 4	2.4A	1011
Unknown/NSDP	0.5A	1100
SDP	0.5A	1101
CDP	1.5A	1110
DCP	2.4A	1111

### • Minimum Input Voltage Regulation (MIVR)

The MIVR function prevents input voltage drops due to insufficient current provided from input power source. The VBUS voltage decreases to VMIVR setting level when the over-current condition of input power source occurs. The VMIVR register default setting is 4.5V, it can be set by I<sup>2</sup>C interface, the range from 3.9V to 5.4V with 0.1V resolution. In addition, the device provides MIVR tracking function by enabling VMIVR BAT TRACK register bits. If this tracking function is enabled, the MIVR will be the VMIVR higher of the register and VBAT+VMIVR\_BAT\_TRACK offset.

### Buck Converter Power-Up

After the AICR is set, the converter is enabled and starts switching. BATFET stays on unless charger is

disabled (CHG\_EN = 0) or enters shipping mode  $(BATFET_DIS = 1)$ .

The device integrates a synchronous PWM controller with 1.5MHz switching frequency, high-accuracy current and voltage regulation. The device also supports PFM control to improve light-load efficiency. The BUCK\_PFM\_DIS register bit can be used to prevent PFM operation in buck configuration.

### Boost Mode Operation (OTG)

The device supports OTG (On-The-Go) mode by boost converter operation to deliver power from battery to other portable devices. The maximum boost mode output current is up to 1.2A, which include USB OTG 500mA output requirement.

The boost operation can be enabled by following condition :

- 1. VBAT above VOTG\_LBP
- 2. VBUS less than VBAT+VSLEEP\_FALL
- 3. OTG\_EN is set to high
- Voltage at TS pin is within acceptable range (VvTs\_HOT < VTS < VvTs\_COLD)</li>
- 5. After 30ms delay from OTG\_EN is set to high, boost converter powers up.

In boost mode, the IC\_STAT register bits is updated to 1111, the VBUS output voltage is 5.15V and output limit current is 1.2A by default, output voltage (OTG\_CV) and output current limit (OTG\_CC) can be selected through I<sup>2</sup>C. The boost output maintained when VBAT is above V<sub>OTG\_LBP</sub>.

### Watchdog Timer (WDT)

When the device is controlled by host, most of the registers can be programmed by host. The host has to write  $WDT_CNT_RST = 1$  to reset counter before watchdog timeout and it can also disable WDT function by setting WDT bits to 00.

When the watchdog timer expired, ST\_WDT and FL\_WDT turn to high and  $\overline{INT}$  pin is pulsed for interrupting the host. After delay 512ms, the related registers are reset to default values. (Refer to Register Descriptions for detail). If the device is watchdog timeout status, host can write any registers or WDT\_CNT\_RST = 1 to return counting.







Figure 1. WDT Flow Chart

### **Power Path Management**

The device provides automatic power path selection to supply system (VSYS) from VBUS, VBAT (battery) or both of them.

#### • Enter Shipping Mode (BATFET disable)

To extend battery life when shipping or storage, the device can turn off BATFET to minimize battery leakage current. The host can set BATFET\_DIS bit to turn off BATFET immediately or set BATFET\_DIS\_DLY to delay t<sub>SHIP\_MODE\_ENTER</sub> to turn off BATFET.

### • Exit Shipping Mode (BATFET enable)

When in shipping mode, one of the following methods can exit shipping mode to restore power for system :

- 1. VBUS plug in.
- 2. Set BATFET\_DIS bit to 0.
- 3. Set REG\_RST bit to reset all registers to default.
- 4. Press QON pin from high to low longer than tshipmode\_exit.

### • QON Pin Operations

The QON pin has two function to control BATFET.

 BATFET Enable : QON pin transition from high to low with longer than t<sub>SHIPMODE\_EXIT</sub> deglitch turns on BATFET to exit shipping mode.  SYSTEM Reset : QON pin transition from high to low with longer than t<sub>QON\_RST</sub> deglitch and VBUS is not plugged in, it turns off BATFET for t<sub>BATFET\_RST</sub> then it is re-enabled BATFET. This function allows system connect to VSYS to do power-on-reset. This function can be disabled by setting QON\_RST\_EN bit to 0.





### **Battery Charging Management**

The device has charge current up to 3.15A with  $18m\Omega$ BATFET to improve charge efficiency and decrease voltage drop during battery discharging.

#### Charging Cycle

When battery charging is enabled (CE pin set to low and CHG\_EN = 1), the device autonomously completes a charging cycle without host controls. The device default parameters refers as Table 2. The host can also change charging parameters through  $I^2C$ .

# RT9471/D

### Table 3. Default Charging Parameters

5 5				
Default Mode	RT9471/D			
Charging Voltage	4.2V			
Charging Current	2A			
Pre-Charge Current	150mA			
End of Charge(EOC) Current	200mA			
Temperature Profile	JEITA			
Fast Charge Safety Timer	10 Hours			

A charging cycle starts with following condition :

- 1. Buck converter starts.
- 2. Battery charging is enabled ( $\overline{CE}$  pin is low, CHG\_EN = 1 and ICHG\_REG is not 0mA).
- 3. Without any thermal fault on TS.
- 4. No safety timer fault.
- 5. BATFET is turned on (BATFET\_DIS = 0).

The charger is in end of charge status when the charging current is below EOC current threshold, battery voltage is above recharge voltage threshold, and device not in AICR, MIVR or thermal regulation.

When battery voltage is discharged below recharge threshold (threshold setting through VRE\_CHG register bits), the device restarts a new charging cycle automatically. After the charge is done, toggle  $\overline{CE}$  pin or CHG\_EN can restart a new charging cycle.

### Battery Charging Profile

The device charges the battery in five status : trickle charge, pre-charge, constant current, constant voltage and back-ground charge (optional).

Table 4. Charging Current Setting					
Current Parameter	Default Current Setting	IC_STAT			
ITRICKLE_CHG	100mA	0010			
IPRE_CHG	150mA	0011			
ICHG_REG	2A	0100			
IEOC_CHG	200mA	0111			





Copyright © 2019 Richtek Technology Corporation. All rights reserved.	RICHTEK	is a registered trademark of Richtek Technology Corporation.
DS0471/D 02 August 2010		www.rightak.com



### End of Charge (EOC)

The charger enters end of charge status when battery voltage is above recharge threshold, and the charge current is below IEOC CHG. IEOC CHG setting range is from 50mA to 800mA with 50mA resolution. After EOC, the BATFET turns off with TE = 1 and BG\_CHG\_TMR = 00, and the buck converter keeps

switching to supply power to the system. BATFET will turn on again when battery voltage is under recharge voltage threshold or device is in Battery Supply Mode during EOC.

When EOC occurs, there are four conditions as below :

	TE = 1 BG_CHG_TMR (disable)	TE = 1 BG_CHG_TMR (counting)	TE = 1 BG_CHG_TMR (timeout)	TE = 0 BG_CHG_TMR (disable)
ST_EOC	1	1	1	1
ST_CHG_DONE	1	0	1	0
ST_BG_CHG	0	1	0	0
STAT Pin	High	High	High	Low
IC_STAT	0111	0110	0111	0101
BATFET	OFF	ON	OFF	ON

#### Table 5. EOC Status Scenario

- 1. If the device triggers AICR, MIVR, JEITA or thermal regulation status during charging, the actual charging current will be less than programmed value. In this condition, EOC function will be disabled and the safety timer's counter clock rate will be half.
- 2. The back-ground charge can be applied after EOC is detected. The back-ground charge is enabled by setting BG CHG TMR and TE = 1 only. When back-ground charge occurs, the IC\_STAT is set to 0110, and the BATFET will turn off after back-ground charge timer expires.
- 3. The BG\_CHG\_TMR gets reset at one of the following conditions :
  - CHG\_EN disable to enable ►
  - EOC status re-trigger ►
  - EOC\_RST bit is set ►
  - REG\_RST bit is set ►
  - BG\_CHG\_TMR value changes

An INT pulse is asserted to host when entering background charge and back-ground charge timer expires.

### Optimized VDS on BATFET

The device deploys power path function with BATFET separating system from battery. The minimum system voltage is set by VSYS\_MIN bits (default 3.5V).

When the battery voltage is under VSYS\_MIN setting, the BATFET operates in linear mode (LDO mode) and the system voltage is typically 200mV above the VSYS\_MIN setting. When the battery voltage rises above VSYS\_MIN, BATFET turns fully on to minimize R<sub>DS(ON)</sub> for optimizing VDS (voltage different between VSYS and VBAT) on BATFET.



Copyright © 2019 Richtek Technology Corporation. All rights reserved.	RICHTEK	<b>EK</b> is a registered trademark of Richtek Technology Corporation.		
www.richtek.com		DS9471/D-02	August	2019
26			-	

When BATFET turns off and battery voltage is above VSYS\_MIN, the system is regulated at typically 50mV above battery voltage. The status register ST\_SYS\_MIN = 1 when the system is in minimum system voltage regulation.

#### Power Management System

To apply maximum current and avoid over loading from the power source on VBUS, the device's Power Management System continuously monitors the power source voltage and current. When power source is overloaded, either the current exceeds the AICR or the voltage drops to MIVR, the device will reduce the charge current to priority power energy for system.

When the charge current is reduced to zero, but power source still triggers AICR or MIVR, the VSYS starts to drop. Once the VSYS drops under VBAT, the device automatically change to battery supply mode, and the BATFET turns fully on and battery starts to discharge so that the system is supported from both battery and power source.



#### Battery Supply Mode

During charge status, when voltage difference between VBAT and VSYS above 50mV, the BATFET turns on and the BATFET gate is regulated the gate driver of BATFET to minimize VBAT-VSYS voltage stays at 40mV to prevent entering and exiting the battery supply mode frequently. When the voltage of VBAT-VSYS below 0mV, the charger exits the battery supply mode, and starts to charge battery.

#### JEITA Protection During Charge Mode

The device provides a single thermistor input for temperature monitor.

To achieve battery thermal protection, JEITA guidelines were released in 2007.

To start a charge cycle, the voltage on TS pin must be in the T1 to T4 range. The device will stop charging if the battery temperature is lower than T1 (Cold) or higher than T4 (Hot) with JEITA\_COLD = 0 and JEITA\_HOT = 0.

In this case, the IC\_STAT = 1000 for charge fault and an  $\overline{INT}$  is asserted to the host.

In cool temperature range (T1 to T2), the charge current is reduced to 50% or 25% of ICHG\_REG (configured by JEITA\_COOL\_ISET).

In warm temperature range (T3 to T4), the voltage setting of  $V_{BAT_REG}$  is reduced to 4.1V or the same as  $V_{BAT_REG}$  (configured by JEITA\_WARM\_VSET).

The device provides more flexible settings than JEITA requirement.

In cool temperature range (T1 to T2), the charger can set voltage of  $V_{BAT\_REG}$  down to 4.1V (configured by JEITA\_COOL\_VSET).

In warm temperature range (T3 to T4), the charge current can be reduced to 50% of I<sub>CHG\_REG</sub> (configured by JEITA\_WARM\_ISET).

Figure 5. Power Management System





Figure 6. JEITA Protect for Charging Current and Voltage

There are four sections which are implemented for JEITA protection. Base on  $R_{HOT}$  and  $R_{COLD}$ ,  $R_{T1}$  and  $R_{T2}$  can be calculated with equation (1) and (2). Herein,  $R_{HOT}$  is the NTC resistance of battery overtemperature threshold, and  $R_{COLD}$  is the NTC resistance of battery under-temperature threshold.

$$\begin{split} &R_{T1} = V_{REGN} \times [(1/V_{T1} - 1/V_{T4})/(1/R_{COLD} - 1/R_{HOT})].....(1) \\ &R_{T2} = R_{T1} \times [1/(V_{REGN} / V_{T1} - R_{T1} / R_{COLD} - 1)].....(2) \end{split}$$

### • Thermal Protect During Boost Mode

To start a boost mode to discharge from battery, the voltage on TS pin must be in T0 to T4 range. The device will stop converter if the battery temperature is lower than T0 (COLD\_OTG) or higher than T4 (HOT\_OTG). In this case, the IC\_STAT = 1000 for charge fault and an  $\overline{INT}$  is asserted to the host.

Once temperature returns to normal range, the boost mode is recovered.





### Charging Safety Timer

The device has safety timer to prevent abnormal charging time due to poor battery condition. The device can be set CHG\_SAFE\_TMR bits to change timer for fast charge cycle. When the safety timer expires, the device stops charging, the IC\_STAT = 1000 for charge fault, ST\_CHG\_TOUT = 1, and an INT is asserted to the host. The safety timer can be disable by setting CHG\_SAFE\_TMR\_EN = 0.

Table 6.	Charging	Safety Timer
----------	----------	--------------

VBAT	Safety Timer					
< V <sub>PRE_CHG</sub>	2 Hours					
> Vpre_chg	5 Hours, 10 Hours (Default), 15 Hours, 20 Hours					

When the charger in AICR, MIVR, JEITA cool, JEITA warm or thermal regulation, the safety timer's counter clock rate will be half.

For example, if charger in AICR status, and timer setting is 10 hours, the actual safety timer will expire in 20 hours. The extended charge timer setting can be disabled by setting CHG\_SAFE\_TMR\_2XT = 0.

The safety timer will be reset by :

- 1. Toggle CE pin
- 2. CHG\_EN disable/enable
- 3. CHG\_SAFE\_TMR disable/enable
- 4. REG\_RST is set.

#### MediaTek Pump Express+ (MTK, PE+)

The device can provide an input current pulse to communicate with an MTK-PE+ high voltage adapter. When PE\_EN bit is enabled, the device can increase or decrease adapter output voltage by setting PE10\_INC to the desired value. After enable PE function, the device will generate a VBUS current pattern for the MTK-PE+ adapter to automatically identify whether to increase or decrease output voltage. Once the PE pattern is finished, PE\_EN bit will clear to 0, and an INT is asserted to the host to indicate PE\_DONE.

#### Adaptive Input Current Control (AICC)

The AICC function provides an adaptive AICR setting to prevent input voltage drops. When the input power source is over-current and the VBUS drops to the MIVR level, set AICC\_EN bit to 1, the device will automatically decrease AICR level step by step until exit MIVR event. Once AICC is finished, AICC\_EN bit will clear to 0, and an INT is asserted to the host to indicate AICC\_DONE.



Figure 8. AICC Enable

#### Table 7. STAT Pin State

IC_STAT	STAT Indicator
Trickle, Pre, Fast charge, IEOC-charge (EOC and $TE = 0$ )	Low
Charge done, Back-Ground charge	High
HZ/SLEEP, VBUS ready for charge, OTG	High
Charge fault	Blinking at 1Hz

#### Status Outputs

• Power Good Indicator (PG Pin and ST\_CHG\_RDY Bit)

The PG pin goes low to indicate a good power source when :

- 1. VBUS above V<sub>BUS\_MIN\_RISE</sub>, and I<sub>BADSRC</sub> is applied.
- 2. VBUS above VBAT (not in sleep mode)
- 3. VBUS below VAC\_OVP threshold setting
- 4. HZ = 0 (not in HZ mode)
- 5. The charger thermal is under THREG threshold setting
- 6. Completed VBUS Source Type Detection

#### Charging Status Indicator (STAT Pin)

The device indicates IC\_STAT on STAT pin. The STAT pin is an open drain that can be used to drive LED. The STAT pin function can be disable by setting the STAT\_EN = 0.

# RICHTEK

### • Interrupt to Host (INT Pin)

The device reports IRQ to host by the INT pin, which is an open drain output.

The  $\overline{INT}$  pin generates a pulse low with 256µs when IRQ event occurs. All IRQ events are masked for default setting.

When a fault occurs, the device pulses an INT to the host and keep IRQ event in register 0x20 to 0x23 until the host reads the IRQ registers. Before the host reads IRQ registers to clean IRQ events, the device would not send any INT pulse again unless any new event occurs.

Name	STAT	IRQ	MASK
VBUS_GD	Y	Y	Y
CHG_RDY	Y	Y	Y
IEOC	Y	Y	Y
BK_CHG	Y	Y	Y
CHG_DONE	Y	Y	Y
RECHG	Ν	Y	Y
DETACH	Ν	Y	Y
BC12_DONE	Y	Y	Y
MIVR	Y	Y	Y
AICR	Y	Y	Y
CHG_THREG	Y	Y	Y
CHG_BUSUV	Y	Y	Y
CHG_TOUT	Y	Y	Y
CHG_SYSOV	Y	Y	Y
CHG_BATOV	Y	Y	Y
JEITA_HOT	Y	Y	Y
JEITA_WARM	Y	Y	Y
JEITA_COOL	Y	Y	Y
JEITA_COLD	Y	Y	Y
SYS_MIN	Y	Y	Y
SYS_SHORT	Ν	Y	Y
OTP	Y	Y	Y
VAC_OV	Y	Y	Y
WDT	Y	Y	Y
OTG_CC	Y	Y	Y
OTG_LBP	Ν	Y	Y
OTG_FAULT	Ν	Y	Y

#### Table 8. STATUS, FLAG and MASK Register Map

# RT9471/D

#### Protections

#### VBUS Over-Voltage Protection in Buck Mode

If VBUS voltage over  $V_{AC_OVP}$  setting (programmable by VAC\_OVP bits), the device stops switching immediately and an  $\overline{INT}$  pulse is asserted to the host. When VBUS overvoltage, the status  $ST_VAC_OV = 1$  and the IC\_STAT = 1000 for charge fault. The device resume to normal operation when VBUS voltage drops below the V<sub>AC\_OVP</sub> threshold.

#### VBUS Over-Voltage Protection in Boost Mode

When boost mode, VAC\_OVP setting is locked at 6.5V even if VAC\_OVP threshold is set at 10.5V or 14V. When the output voltage (VBUS) exceeds VAC\_OVP threshold, the device stops switching immediately, clear OTG\_EN bit to 0 and exit boost mode. The fault (OTG\_FAULT) is set to high and an INT pulse is asserted to the host to indicate in boost mode. When the output voltage falling V<sub>AC\_OVP\_HYS</sub> below VAC\_OVP threshold, the OTG\_EN bit can be set to 1 by the host.

#### IBUS Overload Protection in Boost Mode

The device monitors boost output voltage and current to provide VBUS short circuit protection. The device also builds in constant current regulation to allow OTG to adaptive to various types of load. If short circuit is detected on VBUS, the boost will hiccup 7 times. If boost retries are not successful, OTG\_EN bit will set to 0 to disable boost mode and INT pulse is asserted to the host to indicate OTG\_FAULT.

#### VBUS Soft-Start

When the boost function is enabled, the device softstarts on VBUS to avoid inrush current.

### VSYS Over-Voltage Protection

SYSOVP threshold is set at 5.2V. Once VSYS is above SYSOVP level, buck stops switching immediately and an INT pulse is asserted to host to indicate CHG\_SYSOV fault. The device provides 30mA current sink on VSYS to bring down the VSYS voltage.

### VSYS Over-Current Protection

When the system is shorted or overloaded ( $I_{BAT} > I_{OCP\_BATFET}$ ), the device latches off BATFET (forces enter shipping mode) and an INT pulse is asserted to host to indicate SYS\_SHORT fault. Exit shipping mode can reset the latch-off condition and turn on BATFET.

#### Battery Over-Voltage Protection

The BAT\_OVP threshold is 4% above the  $V_{BAT_REG}$  setting. When battery exceeds overvoltage threshold, the device disables charging immediately and an  $\overline{INT}$  is asserted to the host to indicate CHG\_BATOV.

#### Battery Over-Discharge Protection

When battery is discharged below  $V_{BAT_DPL_FALL}$ , the BATFET turns off to protect battery over discharged. When VBUS is plugged in, the BAFET turns on to charge battery.

#### Thermal Protection in Buck Mode

The device monitors the internal junction temperature to avoid overheat. When in buck mode, the thermal regulation threshold is set at 120°C (programmable by register THREG bits). When junction temperature exceeds thermal regulation threshold, the device decreases the charge current. During thermal regulation, EOC function is disabled, the safety timer's counter clock rate will be half and an INT is asserted to the host indicate CHG\_THREG.

In addition, the device has thermal shutdown to turn off the converter when the IC surface temperature exceeds  $T_{OTP}$  (160°C) and an  $\overline{INT}$  is asserted to the host indicate OTP fault. The converter is recovered when the surface temperature is below  $T_{OTP}$  (160°C) -  $T_{OTP}$  HYS (30°C).

### Thermal Protection in Boost Mode

The device has thermal shutdown during boost mode. In boost mode, when the IC surface temperature exceeds  $T_{OTP}$  (160°C), the OTG\_EN bit is set to 0 to disable boost mode and an INT is asserted to the host indicate OTP fault. When the surface temperature is below  $T_{OTP}$  (160°C) -  $T_{OTP_HYS}$  (30°C), the host can re-enable boost mode by setting OTG\_EN bit to 1.

Copyright © 2019 Richtek Technology Corporation. All rights reserved.

# RICHTEK

### **Communicate Interface**

The RT9471 use  $I^2C$  compatible interface by 2-wire line (SCL and SDA) to communicate with the host. The SCL and SDA pins are open drain which needs to connect to supply voltage by pull-up resistors. The RT9471 operates as an  $I^2C$  slave device with 7-bits address 53H,

supports up to 3.4Mbits conditionally. To start an  $I^2C$  communication, beginning with START (S) condition, and then the host sends slave address. This address is 7-bits long followed by an eighth bits which is a data direction bit (R/W). The second bytes is register address. The third bytes contains data to the selected register. End with STOP (P) condition.



### I<sup>2</sup>C Time-out Reset

To avoid  $I^2C$  hang-ups, a timer runs during  $I^2C$  activity. If the SDA keep low longer than 1 second, the RT9471 will reset  $I^2C$  to release SDA goes back

to High. The  $I^2C$  hang-ups reset function can be disable by register 0x01[3] bit.

# RT9471/D

#### **Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature  $T_{J(MAX)}$ , listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

#### $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{J}\mathsf{A}}$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-toambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 150°C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a WQFN-24L 4x4 package, the thermal resistance,  $\theta_{JA}$ , is 28°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at  $T_A = 25^{\circ}$ C can be calculated as below :

 $P_{D(MAX)} = (150^{\circ}C - 25^{\circ}C) / (28^{\circ}C/W) = 4.46W$  for a WQFN-24L 4x4 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(MAX)}$  and the thermal resistance,  $\theta_{JA}$ . The derating curves in Figure 11 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.



Figure 11. Derating Curve of Maximum Power Dissipation

Copyright © 2019 Richtek Technology Corporation. All rights reserved.

# RICHTEK

### **Layout Considerations**

The RT9471/D layout guidelines are shown as below, there are several suggestions provided.

- ► The capacitor, connected to PMID pin needs to be placed as close as possible to the RT9471/D.
- The inductor, connected to SW pin needs to be placed as close as possible to the RT9471/D, not only router the trace as short as possible to reduce the EMI but also make sure copper area of the trace is enough for the operating current.
- Router GND pins with Thermal Pad pin together on TOP layer to minimize parasitic inductance to reduce the EMI.
- Thermal Pad pin needs to connect to ground plane through vias to improve thermal performance.
- ► The capacitors, connected to IC pins need to be placed as close as possible to the RT9471/D.



Figure 12. PCB Layout Guide for RT9471







RICHTEK



## **Outline Dimension**



Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol		Dimensions I	n Millimeters	Dimensions In Inches			
		Min	Max	Min	Max		
	А	0.700	0.800	0.028	0.031		
	A1	0.000	0.050	0.000	0.002		
	A3	0.175	0.250	0.007	0.010		
	b	0.180	0.300	0.007	0.012		
D		3.950	4.050	0.156	0.159		
50	Option 1 2.400		2.500	0.094	0.098		
D2	Option 2	2.650	2.750	0.104	0.108		
E		3.950	4.050	0.156	0.159		
E2	Option 1	2.400	2.500	0.094	0.098		
E2	Option 2	2.650	2.750	0.104	0.108		
е		0.5	500	0.020			
	L	0.350	0.450	0.014 0.018			

W-Type 24L QFN 4x4 Package



## **Footprint Information**



Package		Number of	Footprint Dimension (mm)						Talaranaa			
		Pin	Р	Ax	Ay	Вx	Ву	С	D	Sx	Sy	Tolerance
V/W/U/XQFN4*4-24	Option1	24	0.50	1 4 90	4.80	3.10	3.10	0.85	0.20	2.55	2.55	±0.05
	Option2	24	0.50	4.80					0.30	2.60	2.60	

### **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.