MC10H125

Quad MECL-to-TTL Translator

Description

The MC10H125 is a quad translator for interfacing data and control signals between the MECL section and saturated logic section of digital systems. The 10H part is a functional/pinout duplication of the standard MECL $10K^{TM}$ family part, with 100% improvement in propagation delay, and no increase in power-supply current.

Outputs of unused translators will go to low state when their inputs are left open.

Features

- Propagation Delay, 2.5 ns Typical
- Voltage Compensated
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- MECL 10K Compatible
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



ON Semiconductor®

www.onsemi.com



CASE 648-08

FI CA

FN SUFFIX CASE 775-02



WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G = Pb-Free Package

*For additional marking information, refer to Application Note <u>AND8002/D</u>.

ORDERING INFORMATION

Device	Package	Shipping†
MC10H125FNG	PLLC-20 (Pb-Free)	46 Units / Tube
MC10H125FNR2G	PLLC–20 (Pb-Free)	500 Tape & Reel
MC10H125PG	PDIP-16 (Pb-Free)	25 Units / Tube

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

MC10H125



 $^{*}V_{BB}$ to be used to supply bias to the MC10H125 only and bypassed (when used) with 0.01 μF to 0.1 μF capacitor to ground (0 V). V_{BB} can source < 1.0 mA.

Figure 1. Logic Diagram





Table 1. DIP CONVERSION TABLES

16-Pin DIL to 20-Pin	PLCC																			
16 PIN DIL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16				
20 PIN PLCC	2	3	4	5	7	8	9	10	12	13	14	15	17	18	19	20				
20-Pin DIL to 20-Pin PLCC																				
20 PIN DIL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
20 PIN PLCC	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20

Table 2. MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
V _{EE}	Power Supply (V _{CC} = 5.0 V)	-8.0 to 0	Vdc
V _{CC}	Power Supply (V _{EE} = -5.2 V)	0 to +7.0	Vdc
VI	Input Voltage (V _{CC} = 5.0 V)	0 to V _{EE}	Vdc
T _A	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	-55 to +150 -55 to +165	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

		0	0° 25°		7	75°		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
Ι _Ε	Negative Power Supply Drain Current	_	44	-	40	-	44	mA
I _{CCH}	Positive Power Supply	-	63	-	63	-	63	mA
I _{CCL}	Drain Current	-	40	-	40	-	40	mA
I _{inH}	Input Current	-	225	-	145	-	145	μA
I _{CBO}	Input Leakage Current	-	1.5	-	1.0	-	1.0	μA
V _{OH}	High Output Voltage I _{OH} = -1.0 mA	2.5	_	2.5	-	2.5	-	Vdc
V _{OL}	Low Output Voltage I _{OL} = +20 mA	_	0.5	-	0.5	-	0.5	Vdc
VIH	High Input Voltage (Note 1)	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	Low Input Voltage (Note 1)	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc
I _{OS}	Short Circuit Current	60	150	60	150	50	150	mA
V _{BB}	Reference Voltage	-1.38	-1.27	-1.35	-1.25	-1.31	-1.19	Vdc
V _{CMR}	Common Mode Range (Note 3)	-	-	-2.85	to +0.3			V
		Typical						
V _{PP}	Input Sensitivity (Note 4)		150					

Table 3. ELECTRICAL CHARACTERISTICS (V_{EE} = -5.2 V +5%; V_{CC} = 5.0 V + 5.0 %) (Note 2)

 When V_{BB} is used as the reference voltage.
Each MECL 10H[™] series circuit has been designed to meet the specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.

3. Differential input not to exceed 1.0 Vdc. 4. 150 mV_{p-p} differential input required to obtain full logic swing on output.

MC10H125

Table 4. AC CHARACTERISTICS

		0° 25°		7				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
t _{pd}	Propagation Delay	0.8	3.3	0.85	3.35	0.9	3.4	ns
t _r	Rise Time (Note 1)	0.3	1.2	0.3	1.2	0.3	1.2	ns
t _f	Fall Time (Note 1)	0.3	1.2	0.3	1.2	0.3	1.2	ns

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Output Voltage = 1.0 V to 2.0 V. R_L = 500 Ω to GND and C_L = 25 pF to GND. Refer to Figure 1.



Figure 1. TTL Output Loading Used for Device Evaluation

APPLICATION INFORMATION

The MC10H125 incorporates differential inputs and Schottky TTL "totem pole" outputs. Differential inputs allow for use as an inverting/non-inverting translator or as a differential line receiver. The V_{BB} reference voltage is available on Pin 1 for use in single-ended input biasing. The outputs of the MC10H125 go to a low-logic level whenever the inputs are left floating, and a high-logic output level is achieved with a minimum input level of 150 mV_{p-p}. An advantage of this device is that MECL-level information can be received, via balanced twisted pair lines, in the TTL equipment. This isolates the MECL-logic from the noisy TTL environment. Power supply requirements are ground, +5.0 V and -5.2 V.



🕀 0.010 🕅 C A 🕅 B 🕅

STYLE 1: STYLE 2: PIN 1. COMMON DRAIN CATHODE CATHODE PIN 1. 2. 2. з. CATHODE 3. COMMON DRAIN COMMON DRAIN 4. 5. CATHODE 4. CATHODE 5. 6. CATHODE 6. COMMON DRAIN 7. CATHODE 7. COMMON DRAIN CATHODE COMMON DRAIN 8. 9. 8. 9. ANODE GATE 10. ANODE 10. SOURCE ANODE ANODE 11. 12. GATE SOURCE 11. 12. 13. ANODE 13. GATE 14. 15. ANODE ANODE 14. 15. SOURCE GATE 16. ANODE 16. SOURCE

SIDE VIEW

NOTE 6



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2
- 3.
- DIMENSIONING AND INCLERANCING PER ASIME 114.300, 1994. CONTROLLING DIMENSION: INCHES. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-AGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH. 4.
- DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR 5. TO DATUM C.
- DIMENSION 6B IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE 6.
- 7
- LEADS, WHERE THE LEADS EXIT THE BODY. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE 8 CORNERS).

	INC	HES	MILLIM	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α		0.210		5.33	
A1	0.015		0.38		
A2	0.115	0.195	2.92	4.95	
b	0.014	0.022	0.35	0.56	
b2	0.060) TYP	1.52 TYP		
С	0.008	0.014	0.20	0.36	
D	0.735	0.775	18.67	19.69	
D1	0.005		0.13		
Е	0.300	0.325	7.62	8.26	
E1	0.240	0.280	6.10	7.11	
е	0.100	BSC	2.54	BSC	
eВ		0.430		10.92	
L	0.115	0.150	2.92	3.81	
Μ		10°		10°	

GENERIC **MARKING DIAGRAM***

16 <u> </u>
XXXXXXXXXXXXX
• XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
O AWLYYWWG
᠋ᡝ᠋ᡛᢑ᠋ᢑᢑᢑᢑᢑᢑᡀ

XXXXX = Specific Device Code

- = Assembly Location
- WL = Wafer Lot

А

- YY = Year
- WW = Work Week
- G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " .", may or may not be present.

DOCUMENT NUMBER:	98ASB42431B	42431B Electronic versions are uncontrolled except when accessed directly from the Document Re Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	PDIP-16		PAGE 1 OF 1			
ON Semiconductor and (III) are trac ON Semiconductor reserves the right the suitability of its products for any pr disclaims any and all liability, including rights of others.	lemarks of Semiconductor Components Indus to make changes without further notice to any articular purpose, nor does ON Semiconductor g without limitation special, consequential or in	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or icidental damages. ON Semiconductor does not convey any license under	and/or other countries. or guarantee regarding r circuit, and specifically its patent rights nor the			







- 4.
- 5.
- OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE. DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE. DIMENSIONS IN THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD, FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE 6. MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- PLASTIC BODY. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO DE COMMUNED TUAN 0.037 (0.940). BE SMALLER THAN 0.025 (0.635).

		пеэ	MILLINEIERS			
DIM	MIN	MAX	MIN	MAX		
Α	0.385	0.395	9.78	10.03		
В	0.385	0.395	9.78	10.03		
С	0.165	0.180	4.20	4.57		
E	0.090	0.110	2.29	2.79		
F	0.013	0.021	0.33	0.53		
G	0.050	BSC	1.27	BSC		
н	0.026	0.032	0.66	0.81		
J	0.020		0.51			
ĸ	0.025		0.64			
R	0.350	0.356	8.89	9.04		
U	0.350	0.356	8.89	9.04		
v	0.042	0.048	1.07	1.21		
w	0.042	0.048	1.07	1.21		
X	0.042	0.056	1.07	1.42		
Y		0.020		0.50		
z	2 °	10°	2 °	10 °		
G1	0.310	0.330	7.88	8.38		
K1	0.040		1.02			

MARKING DIAGRAM*						
]				
	XXXXXXXXXX XXXXXXXXG AWLYYWW					
XXXXX A WL YY WW G	= Specific Devic = Assembly Loc = Wafer Lot = Year = Work Week = Pb-Free Pack	e Code ation age				
	· · · · · · · · · · · · · · •					

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " .", may or may not be present.

DOCUMENT NUMBER:	98ASB42594B	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION:	20 LEAD PLCC		PAGE 1 OF 1					

ON Semiconductor and 💷 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative