# 2-Bit 100 Mb/s Configurable Dual-Supply Level Translator

The NLSX5012 is a 2-bit configurable dual-supply autosensing bidirectional level translator that does not require a direction control pin. The I/O  $V_{CC^-}$  and I/O  $V_L$ -ports are designed to track two different power supply rails,  $V_{CC}$  and  $V_L$  respectively. Both the  $V_{CC}$  and the  $V_L$  supply rails are configurable from 0.9 V to 4.5 V. This allows a logic signal on the  $V_L$  side to be translated to either a higher or a lower logic signal voltage on the  $V_{CC}$  side, and vice-versa.

The NLSX5012 offers the feature that the values of the  $V_{CC}$  and  $V_L$  supplies are independent. Design flexibility is maximized because  $V_L$  can be set to a value either greater than or less than the  $V_{CC}$  supply. In contrast, the majority of competitive auto sense translators have a restriction that the value of the  $V_L$  supply must be equal to less than ( $V_{CC}$ -0.4) V.

The NLSX5012 has high output current capability, which allows the translator to drive high capacitive loads such as most high frequency EMI filters. Another feature of the NLSX5012 is that each I/O\_V<sub>Ln</sub> and I/O\_V<sub>CCn</sub> channel can function as either an input or an output.

An Output Enable (EN) input is available to reduce the power consumption. The EN pin can be used to disable both I/O ports by putting them in 3-state which significantly reduces the supply current from both  $V_{CC}$  and  $V_L$ . The EN signal is referenced to the  $V_L$  supply.

#### **Features**

- Wide V<sub>CC</sub>, V<sub>L</sub> Operating Range: 0.9 V to 4.5 V
- V<sub>L</sub> and V<sub>CC</sub> are independent
  - V<sub>L</sub> may be greater than, equal to, or less than V<sub>CC</sub>
- High 100 pF Capacitive Drive Capability
- High-Speed with 140 Mb/s Guaranteed Date Rate for V<sub>CC</sub>, V<sub>L</sub> > 1.8 V
- Low Bit-to-Bit Skew
- Overvoltage Tolerant Enable and I/O Pins
- Non-preferential Power-Up Sequencing
- Power-Off Protection
- Small packaging: UDFN8, SO-8, Micro8
- These are Pb-Free Devices

# **Typical Applications**

• Mobile Phones, PDAs, Other Portable Devices

#### **Important Information**

- ESD Protection for All Pins:
  - ♦ HBM (Human Body Model) > 8000 V



## ON Semiconductor®

http://onsemi.com

#### MARKING DIAGRAMS



#### UDFN8 MU SUFFIX CASE 517AJ



VA = Specific Device Code

M = Date Code

= Pb-Free Package



#### SO-8 D SUFFIX CASE 751



A = Assembly Location

L = Wafer Lot Y = Year

W = Work Week

■ = Pb-Free Package



1

#### Micro8 DM SUFFIX CASE 846A



A = Assembly Location


= Pb-Free Package

Y = Year W = Work Week

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NLSX5012MUTAG	UDFN8 (Pb-Free)	3000/Tape & Reel
NLSX5012DR2G	SO-8 (Pb-Free)	2500/Tape & Reel
NLSX5012DMR2G	Micro8 (Pb-Free)	4000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.



V<sub>C</sub>C

One-Shot

N
One-Shot

P
One-Shot

N
One-Shot

N
One-Shot

N
One-Shot

Figure 1. Typical Application Circuit

Figure 2. Simplified Functional Diagram (1 I/O Line)




Figure 3. Application Example for  $V_L < V_{CC}$ 




Figure 4. Application Example for  $V_L > V_{CC}$ 




Figure 5. Logic Diagram




Figure 6. Pin Assignments

# **PIN ASSIGNMENT**

Pins	Description
V <sub>CC</sub>	V <sub>CC</sub> Input Voltage
VL	V <sub>L</sub> Input Voltage
GND	Ground
EN	Output Enable
I/O V <sub>CC</sub> n	I/O Port, Referenced to V <sub>CC</sub>
I/O V <sub>L</sub> n	I/O Port, Referenced to V <sub>L</sub>

# **FUNCTION TABLE**

EN	Operating Mode			
L	Hi–Z			
Н	I/O Buses Connected			

# **MAXIMUM RATINGS**

Symbol	Parameter	Value	Condition	Unit
V <sub>CC</sub>	High-side DC Supply Voltage	-0.5 to +5.5		V
VL	Low-side DC Supply Voltage	-0.5 to +5.5		V
I/O V <sub>CC</sub>	V <sub>CC</sub> -Referenced DC Input/Output Voltage	-0.5 to +5.5		V
I/O V <sub>L</sub>	V <sub>L</sub> -Referenced DC Input/Output Voltage	-0.5 to +5.5		V
VI	Enable Control Pin DC Input Voltage	-0.5 to +5.5		V
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
lok	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
I <sub>CC</sub>	DC Supply Current Through V <sub>CC</sub>	±100		mA
IL	DC Supply Current Through V <sub>L</sub>	±100		mA
I <sub>GND</sub>	DC Ground Current Through Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

# **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit	
V <sub>CC</sub>	High-side Positive DC Supply Voltage		0.9	4.5	V
V <sub>L</sub>	Low-side Positive DC Supply Voltage	0.9	4.5	V	
VI	Enable Control Pin Voltage	GND	4.5	V	
V <sub>IO</sub>	Bus Input/Output Voltage	I/O V <sub>CC</sub> I/O V <sub>L</sub>	GND GND	4.5 4.5	V
T <sub>A</sub>	Operating Temperature Range	-55	+125	°C	
Δt/ΔV	Input Transition Rise or Rate V <sub>I</sub> , V <sub>IO</sub> from 30% to 70% of V <sub>CC</sub> ; V <sub>CC</sub> = 3.3 V $\pm$ 0.3 V		0	10	ns

# DC ELECTRICAL CHARACTERISTICS

					-4	0°C to +85	°C	-55°C to	+125°C	
Symbol	Parameter	Test Conditions (Note 1)	V <sub>CC</sub> (V) (Note 2)	<b>V<sub>L</sub> (V)</b> (Note 3)	Min	Typ (Note 4)	Max	Min	Max	Unit
V <sub>IHC</sub>	I/O V <sub>CC</sub> Input HIGH Voltage		0.9 – 4.5	0.9 – 4.5	2/3 * V <sub>CC</sub>	-	-	2/3 * V <sub>CC</sub>	_	V
V <sub>ILC</sub>	I/O V <sub>CC</sub> Input LOW Voltage		0.9 – 4.5	0.9 – 4.5	-	-	1/3 * V <sub>CC</sub>	-	1/3 * V <sub>CC</sub>	V
V <sub>IHL</sub>	I/O V <sub>L</sub> Input HIGH Voltage		0.9 – 4.5	0.9 – 4.5	2/3 * V <sub>L</sub>	-	-	2/3 * V <sub>L</sub>	-	٧
V <sub>ILL</sub>	I/O V <sub>L</sub> Input LOW Voltage		0.9 – 4.5	0.9 – 4.5	=	-	1/3 * V <sub>L</sub>	-	1/3 * V <sub>L</sub>	V
V <sub>IH</sub>	Control Pin Input HIGH Voltage	T <sub>A</sub> = +25°C	0.9 – 4.5	0.9 – 4.5	2/3 * V <sub>L</sub>	_	-	2/3 * V <sub>L</sub>	-	V
V <sub>IL</sub>	Control Pin Input LOW Voltage	T <sub>A</sub> = +25°C	0.9 – 4.5	0.9 – 4.5	-	-	1/3 * V <sub>L</sub>	-	1/3 * V <sub>L</sub>	V
V <sub>OHC</sub>	I/O V <sub>CC</sub> Output HIGH Voltage	I/O V <sub>CC</sub> source current = 20 μA	0.9 – 4.5	0.9 – 4.5	0.9 * V <sub>CC</sub>	-	-	0.9 * V <sub>CC</sub>	-	V
V <sub>OLC</sub>	I/O V <sub>CC</sub> Output LOW Voltage	I/O V <sub>CC</sub> sink current = 20 μA	0.9 – 4.5	0.9 – 4.5	-	-	0.2	-	0.2	V
V <sub>OHL</sub>	I/O V <sub>L</sub> Output HIGH Voltage	I/O V <sub>L</sub> source current = 20 μA	0.9 – 4.5	0.9 – 4.5	0.9 * V <sub>L</sub>	_	-	0.9 * V <sub>L</sub>	-	V
V <sub>OLL</sub>	I/O V <sub>L</sub> Output LOW Voltage	I/O V <sub>L</sub> sink current = 20 μA	0.9 – 4.5	0.9 – 4.5	-	_	0.2	-	0.2	V
I <sub>QVCC</sub>	V <sub>CC</sub> Supply Current	$\begin{split} & EN = V_L, \ I_O = 0 \ A, \\ & (I/O \ V_{CC} = 0 \ V \ or \\ & V_{CC}, \ I/O \ V_L = float) \\ & or \end{split}$	0.9 – 4.5	0.9 – 4.5	-	-	1	-	2.5	μΑ
I <sub>QVL</sub>	V <sub>L</sub> Supply Current	$(I/O V_{CC} = float, I/O V_{L} = 0 V or V_{L})$	0.9 – 4.5	0.9 – 4.5	-	-	1	-	2.5	μΑ
I <sub>TS-VCC</sub>	V <sub>CC</sub> Tristate Output Mode Supply Current	$T_A = +25^{\circ}C$ , EN = 0 V (I/O $V_{CC} = 0 V$ or	0.9 – 4.5	0.9 – 4.5	_	-	0.5	-	1.5	μΑ
I <sub>TS-VL</sub>	V <sub>L</sub> Tristate Output Mode Supply Current	$V_{CC}$ , I/O $V_L$ = float) or (I/O $V_{CC}$ = float, I/O $V_L$ = 0 V or $V_L$ )	0.9 – 4.5	0.9 – 4.5	-	-	0.5	-	1.5	μΑ
loz	I/O Tristate Output Mode Leakage Current	T <sub>A</sub> = +25°C, EN = 0V	0.9 – 4.5	0.9 – 4.5	-	_	±1	-	±1.5	μΑ
I <sub>I</sub>	Control Pin Input Current	T <sub>A</sub> = +25°C	0.9 – 4.5	0.9 – 4.5	_	-	±1	-	±1	μА
I <sub>OFF</sub>	Power Off Leakage Current	$I/O V_{CC} = 0 \text{ to } 4.5V,$	0	0	-	-	1	-	1.5	μА
		$I/O V_L = 0 \text{ to } 4.5 \text{ V}$	0.9 – 4.5	0	_	-	1	-	1.5	
			0	0.9 – 4.5	_	-	1	-	1.5	

Normal test conditions are V<sub>I</sub> = 0 V, C<sub>IOVCC</sub> ≤ 15 pF and C<sub>IOVL</sub> ≤ 15 pF, unless otherwise specified.
 V<sub>CC</sub> is the supply voltage associated with the I/O V<sub>CC</sub> port, and V<sub>CC</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.
 V<sub>L</sub> is the supply voltage associated with the I/O V<sub>L</sub> port, and V<sub>L</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.
 Typical values are for V<sub>CC</sub> = +2.8 V, V<sub>L</sub> = +1.8 V and T<sub>A</sub> = +25°C. All units are production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design.

#### **TIMING CHARACTERISTICS**

					-5	5°C to +125	5°C		
Symbol	Parameter	Test Conditions (Note 5)	V <sub>CC</sub> (V) (Note 6)	<b>V<sub>L</sub> (V)</b> (Note 7)	Min	Typ (Note 8)	Max	Unit	
t <sub>R-VCC</sub>	I/O V <sub>CC</sub> Rise Time	C <sub>IOVCC</sub> = 15 pF	0.9 – 4.5	0.9 – 4.5	_	-	8.5	nS	
			1.8 – 4.5	1.8 – 4.5	-	-	3.5		
t <sub>F-VCC</sub>	I/O V <sub>CC</sub> Fall Time	C <sub>IOVCC</sub> = 15 pF	0.9 – 4.5	0.9 – 4.5	-	-	8.5	nS	
			1.8 – 4.5	1.8 – 4.5	-	-	3.5		
t <sub>R-VL</sub>	I/O V <sub>L</sub> Rise Time	C <sub>IOVL</sub> = 15 pF	0.9 – 4.5	0.9 – 4.5	-	-	8.5	nS	
			1.8 – 4.5	1.8 – 4.5	-	-	3.5		
t <sub>F-VL</sub>	I/O V <sub>L</sub> Fall Time	C <sub>IOVL</sub> = 15 pF	0.9 – 4.5	0.9 – 4.5	_	-	8.5	nS	
			1.8 – 4.5	1.8 – 4.5	_	-	3.5		
Z <sub>OVCC</sub>	I/O V <sub>CC</sub> One-Shot Output Impedance	(Note 9)	0.9 1.8 4.5	0.9 – 4.5	- - -	37 20 6.0	- - -	Ω	
Z <sub>OVL</sub>	I/O V <sub>L</sub> One-Shot Out- put Impedance	(Note 9)	0.9 1.8 4.5	0.9 – 4.5	- - -	37 20 6.0	- - -	Ω	
t <sub>PD_VL-VCC</sub>	Propagation Delay	C <sub>IOVCC</sub> = 15 pF	0.9 – 4.5	0.9 – 4.5	_	-	35	nS	
	(Driving I/O V <sub>CC</sub> )		1.8 – 4.5	1.8 – 4.5	-	-	10		
		C <sub>IOVCC</sub> = 30 pF	0.9 – 4.5	0.9 – 4.5	-	-	35		
			1.8 – 4.5	1.8 – 4.5	-	-	10		
		C <sub>IOVCC</sub> = 50 pF	1.0 – 4.5	1.0 – 4.5	-	-	37		
			1.8 – 4.5	1.8 – 4.5	_	-	11		
		C <sub>IOVCC</sub> = 100 pF	1.2 – 4.5	1.2 – 4.5	-	-	40		
			1.8 – 4.5	1.8 – 4.5	-	-	13		
t <sub>PD_VCC-VL</sub>	Propagation Delay	C <sub>IOVL</sub> = 15 pF	0.9 – 4.5	0.9 – 4.5	_	-	35	nS	
	(Driving I/O V <sub>L</sub> )		1.8 – 4.5	1.8 – 4.5	-	-	10		
		C <sub>IOVL</sub> = 30 pF	0.9 – 4.5	0.9 – 4.5	-	-	35		
			1.8 – 4.5	1.8 – 4.5	-	-	10		
		C <sub>IOVL</sub> = 50 pF	1.0 – 4.5	1.0 – 4.5	-	-	37		
			1.8 – 4.5	1.8 – 4.5	_	-	11		
		C <sub>IOVL</sub> = 100 pF	1.2 – 4.5	1.2 – 4.5	-	-	40		
			1.8 – 4.5	1.8 – 4.5	-	-	13		
t <sub>SK</sub>	Channel-to-Channel Skew	C <sub>IOVCC</sub> = 15 pF, C <sub>IOVL</sub> = 15 pF (Note 9)	0.9 – 4.5	0.9 – 4.5	-	_	0.15	nS	
IIN_PEAK	Input Driver Maximum Peak Current	$ \begin{aligned} & EN = V_L; \\ I/O\_V_{CC} = 1 & MHz & Square & Wave, \\ & Amplitude = V_{CC}, & or \\ I/O\_V_L = 1 & MHz & Square & Wave, \\ & Amplitude = V_L & (Note 9) \end{aligned} $	0.9 – 4.5	0.9 – 4.5	-	-	5.0	mA	

Normal test conditions are V<sub>I</sub> = 0 V, C<sub>IOVCC</sub> ≤ 15 pF and C<sub>IOVL</sub> ≤ 15 pF, unless otherwise specified.
 V<sub>CC</sub> is the supply voltage associated with the I/O V<sub>CC</sub> port, and V<sub>CC</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.
 V<sub>L</sub> is the supply voltage associated with the I/O V<sub>L</sub> port, and V<sub>L</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.
 Typical values are for V<sub>CC</sub> = +2.8 V, V<sub>L</sub> = +1.8 V and T<sub>A</sub> = +25°C. All units are production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design.

<sup>9.</sup> Guaranteed by design.

# **TIMING CHARACTERISTICS (continued)**

						-5	5°C to +125	°C	
Symbol	Parameter		Test Conditions (Note 10)	V <sub>CC</sub> (V) (Note 11)	<b>V<sub>L</sub> (V)</b> (Note 12)	Min	Typ (Note 13)	Max	Unit
t <sub>EN-VCC</sub>	I/O_V <sub>CC</sub> Output Enable Time	t <sub>PZH</sub>	C <sub>IOVCC</sub> = 15 pF, I/O_V <sub>L</sub> = V <sub>L</sub>	0.9 – 4.5	0.9 – 4.5	-	-	160	nS
		t <sub>PZL</sub>	C <sub>IOVCC</sub> = 15 pF, I/O_V <sub>L</sub> = 0 V	0.9 – 4.5	0.9 – 4.5	-	-	130	
t <sub>EN-VL</sub>	I/O_V <sub>L</sub> Output Enable Time	t <sub>PZH</sub>	$C_{IOVL}$ = 15 pF, I/O_V <sub>CC</sub> = V <sub>CC</sub>	0.9 – 4.5	0.9 – 4.5	-	-	160	nS
		t <sub>PZL</sub>	C <sub>IOVL</sub> = 15 pF, I/O_V <sub>CC</sub> = 0 V	0.9 – 4.5	0.9 – 4.5	-	-	130	
t <sub>DIS-VCC</sub>	I/O_V <sub>CC</sub> Output Disable Time	t <sub>PHZ</sub>	$C_{IOVCC} = 15 \text{ pF},$ $I/O_V_L = V_L$	0.9 – 4.5	0.9 – 4.5	-	-	210	nS
		t <sub>PLZ</sub>	C <sub>IOVCC</sub> = 15 pF, I/O_V <sub>L</sub> = 0 V	0.9 – 4.5	0.9 – 4.5	-	_	175	
t <sub>DIS-VL</sub>	I/O_V <sub>L</sub> Output Disable Time	t <sub>PHZ</sub>	$C_{IOVL}$ = 15 pF, I/O_V <sub>CC</sub> = V <sub>CC</sub>	0.9 – 4.5	0.9 – 4.5	-	-	210	nS
		t <sub>PLZ</sub>	C <sub>IOVL</sub> = 15 pF, I/O_V <sub>CC</sub> = 0 V	0.9 – 4.5	0.9 – 4.5	-	_	175	
MDR	Maximum Data Rate		C <sub>IO</sub> = 15 pF	0.9 – 4.5	0.9 – 4.5	50	-	_	mbps
				1.8 – 4.5	1.8 – 4.5	140	-	-	
			C <sub>IO</sub> = 30 pF	0.9 – 4.5	0.9 – 4.5	40	-	-	
				1.8 – 4.5	1.8 – 4.5	120	-	_	
			C <sub>IO</sub> = 50 pF	1.0 – 4.5	1.0 – 4.5	30	-	-	
				1.8 – 4.5	1.8 – 4.5	100	-	ı	
			C <sub>IO</sub> = 100 pF	1.2 – 4.5	1.2 – 4.5	20	_	-	
				1.8 – 4.5	1.8 – 4.5	60	_	_	

<sup>10.</sup> Normal test conditions are V<sub>I</sub> = 0 V, C<sub>IOVCC</sub> ≤ 15 pF and C<sub>IOVL</sub> ≤ 15 pF, unless otherwise specified.
11. V<sub>CC</sub> is the supply voltage associated with the I/O V<sub>CC</sub> port, and V<sub>CC</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.
12. V<sub>L</sub> is the supply voltage associated with the I/O V<sub>L</sub> port, and V<sub>L</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.
13. Typical values are for V<sub>CC</sub> = +2.8 V, V<sub>L</sub> = +1.8 V and T<sub>A</sub> = +25°C. All units are production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design.

# **DYNAMIC POWER CONSUMPTION** $(T_A = +25^{\circ}C)$

Symbol	Parameter	Test Conditions	V <sub>CC</sub> (V) (Note 14)	V <sub>L</sub> (V) (Note 15)	Typ (Note 16)	Unit
C <sub>PD_VL</sub>	V <sub>L</sub> = Input port,	C <sub>Load</sub> = 0, f = 1 MHz,	0.9	4.5	39	pF
	V <sub>CC</sub> = Output Port	$EN = V_L$ (outputs enabled)	1.5	1.8	20	
			1.8	1.5	17	
			1.8	1.8	14	
			1.8	2.8	13	
			2.5	2.5	14	
			2.8	1.8	13	
			4.5	0.9	19	
	V <sub>CC</sub> = Input port,	C <sub>Load</sub> = 0, f = 1 MHz,	0.9	4.5	37	pF
	V <sub>L</sub> = Output Port	$EN = V_L$ (outputs enabled)	1.5	1.8	30	
			1.8	1.5	29	
			1.8	1.8	29	
			1.8	2.8	29	
			2.5	2.5	30	
			2.8	1.8	29	
			4.5	0.9	19	
C <sub>PD_VCC</sub>	V <sub>L</sub> = Input port,	C <sub>Load</sub> = 0, f = 1 MHz, EN = V <sub>L</sub> (outputs enabled)	0.9	4.5	29	pF
	V <sub>CC</sub> = Output Port	$EN = V_L$ (outputs enabled)	1.5	1.8	29	
			1.8	1.5	29	
			1.8	1.8	29	
			1.8	2.8	29	
			2.5	2.5	30	
			2.8	1.8	29	
			4.5	0.9	35	
	V <sub>CC</sub> = Input port,	C <sub>Load</sub> = 0, f = 1 MHz,	0.9	4.5	21	pF
	V <sub>L</sub> = Output Port	EN = V <sub>L</sub> (outputs enabled)	1.5	1.8	18	
			1.8	1.5	18	
			1.8	1.8	14	
			1.8	2.8	13	
			2.5	2.5	14	
			2.8	1.8	13	
			4.5	0.9	30	

<sup>14.</sup> V<sub>CC</sub> is the supply voltage associated with the I/O V<sub>CC</sub> port, and V<sub>CC</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.
15. V<sub>L</sub> is the supply voltage associated with the I/O V<sub>L</sub> port, and V<sub>L</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.
16. Typical values are at T<sub>A</sub> = +25°C.
17. C<sub>PD VL</sub> and C<sub>PD VCC</sub> are defined as the value of the IC's equivalent capacitance from which the operating current can be calculated for the V<sub>L</sub> and V<sub>CC</sub> power supplies, respectively. I<sub>CC</sub> = I<sub>CC</sub> (dynamic) + I<sub>CC</sub> (static) ≈ I<sub>CC</sub>(operating) ≈ C<sub>PD</sub> x V<sub>CC</sub> x f<sub>IN</sub> x N<sub>SW</sub> where I<sub>CC</sub> = I<sub>CC\_VCC</sub> + I<sub>CC VL</sub> and N<sub>SW</sub> = total number of outputs switching.

# STATIC POWER CONSUMPTION ( $T_A = +25^{\circ}C$ )

Symbol	Parameter	Test Conditions	V <sub>CC</sub> (V) (Note 18)	V <sub>L</sub> (V) (Note 19)	Typ (Note 20)	Unit
C <sub>PD_VL</sub>	V <sub>L</sub> = Input port,	C <sub>Load</sub> = 0, f = 1 MHz,	0.9	4.5	0.01	pF
	V <sub>CC</sub> = Output Port	EN = GND (outputs disabled)	1.5	1.8	0.01	
			1.8	1.5	0.01	
			1.8	1.8	0.01	
			1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	
			4.5	0.9	0.01	
	V <sub>CC</sub> = Input port,	C <sub>Load</sub> = 0, f = 1 MHz,	0.9	4.5	0.01	pF
	V <sub>L</sub> = Output Port	EN = GND (outputs disabled)	1.5	1.8	0.01	
			1.8	1.5	0.01	
			1.8	1.8	0.01	
			1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	
			4.5	0.9	0.01	
C <sub>PD_VCC</sub>	V <sub>L</sub> = Input port,	C <sub>Load</sub> = 0, f = 1 MHz,	0.9	4.5	0.01	pF
	V <sub>CC</sub> = Output Port	EN = GND (outputs disabled)	1.5	1.8	0.01	
			1.8	1.5	0.01	
			1.8	1.8	0.01	
			1.8	2.8	0.01	1
			2.5	2.5	0.01	
			2.8	1.8	0.01	
			4.5	0.9	0.01	
	V <sub>CC</sub> = Input port,	C <sub>Load</sub> = 0, f = 1 MHz,	0.9	4.5	0.01	pF
	V <sub>L</sub> = Output Port	EN = GND (outputs disabled)	1.5	1.8	0.01	
			1.8	1.5	0.01	
			1.8	1.8	0.01	
			1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	
			4.5	0.9	0.01	

<sup>18.</sup>  $V_{CC}$  is the supply voltage associated with the I/O VCC port, and VCC ranges from +0.9 V to 4.5 V under normal operating conditions. 19.  $V_L$  is the supply voltage associated with the I/O VL port, and VL ranges from +0.9 V to 4.5 V under normal operating conditions. 20. Typical values are at  $T_A = +25^{\circ}C$ 





Figure 7. Driving I/O  $V_L$  Test Circuit and Timing

Figure 8. Driving I/O  $V_{CC}$  Test Circuit and Timing



Test	Switch
t <sub>PZH</sub> , t <sub>PHZ</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	2 x V <sub>CC</sub>

 $C_L=15$  pF or equivalent (Includes jig and probe capacitance)  $R_L=R_1=50~k\Omega$  or equivalent  $R_T=Z_{OUT}$  of pulse generator (typically 50  $\Omega)$ 

Figure 9. Test Circuit for Enable/Disable Time Measurement




Figure 10. Timing Definitions for Propagation Delays and Enable/Disable Measurement

#### IMPORTANT APPLICATIONS INFORMATION

#### **Level Translator Architecture**

The NLSX5012 auto-sense translator provides bi-directional logic voltage level shifting to transfer data in multiple supply voltage systems. These level translators have two supply voltages,  $V_L$  and  $V_{CC}$ , which set the logic levels on the input and output sides of the translator. When used to transfer data from the I/O  $V_L$  to the I/O  $V_{CC}$  ports, input signals referenced to the  $V_L$  supply are translated to output signals with a logic level matched to  $V_{CC}$ . In a similar manner, the I/O  $V_{CC}$  to I/O  $V_L$  translation shifts input signals with a logic level compatible to  $V_{CC}$  to an output signal matched to  $V_L$ .

The NLSX5012 translator consists of bi-directional channels that independently determine the direction of the data flow without requiring a directional pin. One-shot circuits are used to detect the rising or falling input signals. In addition, the one-shots decrease the rise and fall times of the output signal for high-to-low and low-to-high transitions.

## **Input Driver Requirements**

Auto-sense translators such as the NLSX5012 have a wide bandwidth, but a relatively small DC output current rating. The high bandwidth of the bi-directional I/O circuit is used to quickly transform from an input to an output driver and vice versa. The I/O ports have a modest DC current output specification so that the output driver can be over driven when data is sent in the opposite direction. For proper operation, the input driver to the auto-sense translator should be capable of driving 2 mA of peak output current. The bi-directional configuration of the translator results in both input stages being active for a very short time period. Although the peak current from the input signal circuit is relatively large, the average current is small and consistent with a standard CMOS input stage.

# **Enable Input (EN)**

The NLSX5012 translator has an Enable pin (EN) that provides tri–state operation at the I/O pins. Driving the Enable pin to a low logic level minimizes the power consumption of the device and drives the I/O  $V_{\rm CC}$  and I/O

 $V_L$  pins to a high impedance state. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN pin is referenced to the  $V_L$  supply and has Over-Voltage Tolerant (OVT) protection.

#### Uni-Directional versus Bi-Directional Translation

The NLSX5012 translator can function as a non-inverting uni-directional translator. One advantage of using the translator as a uni-directional device is that each I/O pin can be configured as either an input or output. The configurable input or output feature is especially useful in applications such as SPI that use multiple uni-directional I/O lines to send data to and from a device. The flexible I/O port of the auto sense translator simplifies the trace connections on the PCB.

# **Power Supply Guidelines**

The values of the  $V_L$  and  $V_{CC}$  supplies can be set to anywhere between 0.9 and 4.5 V. Design flexibility is maximized because  $V_L$  may be either greater than or less than the  $V_{CC}$  supply. In contrast, the majority of the competitive auto sense translators has a restriction that the value of the  $V_L$  supply must be equal to less than ( $V_{CC}$  – 0.4) V.


The sequencing of the power supplies will not damage the device during power–up operation. In addition, the I/O  $V_{CC}$  and I/O  $V_{L}$  pins are in the high impedance state if either supply voltage is equal to 0 V. For optimal performance, 0.01 to 0.1  $\mu F$  decoupling capacitors should be used on the  $V_{L}$  and  $V_{CC}$  power supply pins. Ceramic capacitors are a good design choice to filter and bypass any noise signals on the voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces.

The NLSX5012 translators have a power down feature that provides design flexibility. The output ports are disabled when either power supply is off ( $V_L$  or  $V_{CC} = 0$  V). This feature causes all of the I/O pins to be in the power saving high impedance state.


SCALE 4:1




**DATE 08 NOV 2006** 










### **MOUNTING FOOTPRINT SOLDERMASK DEFINED**



DIMENSIONS: MILLIMETERS

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETERS.
  DIMENSION & APPLIES TO PLATED
- DINICIPION D APPLIES TO PLATED
  TERMINAL AND IS MEASURED BETWEEN
  0.15 AND 0.30 mm FROM TERMINAL TIP.
  MOLD FLASH ALLOWED ON TERMINALS
  ALONG EDGE OF PACKAGE, FLASH MAY
  NOT EXCEED 0.03 ONTO BOTTOM
  SURFACE OF TERMINALS.
  DETAIL A SHOWS ODTIONAL
- DETAIL A SHOWS OPTIONAL CONSTRUCTION FOR TERMINALS.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.45	0.55		
A1	0.00	0.05		
A3	0.127	REF		
b	0.15	0.25		
b2	0.30	REF		
D	1.80	BSC		
E	1.20	BSC		
е	0.40	BSC		
L	0.45	0.55		
L1	0.00	0.03		
L2	0.40	REF		

## **GENERIC MARKING DIAGRAM\***



XX = Specific Device Code

= Date Code

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.


DOCUMENT NUMBER:	98AON23417D	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"	
DESCRIPTION:	UDFN8 1.8X1.2, 0.4P		PAGE 1 OF 1

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



SOIC-8 NB CASE 751-07 **ISSUE AK** 


**DATE 16 FEB 2011** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.


	MILLIMETERS		MILLIMETERS INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC 0.10 0.25		0.050 BSC	
Н			0.10 0.25 0.004 0.0	0.010
7	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

# **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


## **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location = Wafer Lot

= Year = Work Week

= Pb-Free Package



XXXXXX = Specific Device Code = Assembly Location Α

= Year ww

= Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

#### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

# SOIC-8 NB CASE 751-07 ISSUE AK

# DATE 16 FEB 2011

STYLE 3: PIN 1. DRAIN, PIE #1 CTOR, #1 CTOR, #2 CTOR, #1 CTOR, #2 CTOR, #2 CTOR, #2 CTOR, #2 CTOR, #1	2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE  STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #1 Vd  STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN 8. TYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #1
E PIN 1. INPUT 2. EXTERNAL BY 3. THIRD STAGE 4. GROUND E 5. DRAIN 6. GATE 3 7. SECOND STAGE 8. FIRST STAGE STYLE 11: ID PIN 1. SOURCE 1 2. GATE 1 T 3. SOURCE 2 ID 4. GATE 2 ID 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 ID 8. DRAIN 1 ID	PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 Vd 8. COLLECTOR, #1  STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN 8. TYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2
ID PIN 1. SOURCE 1 2. GATE 1 T 3. SOURCE 2 ID 4. GATE 2 ID 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 ID 8. DRAIN 1 STYLE 15: RCE PIN 1. ANODE 1 E 2. ANODE 1 RCE 3. ANODE 1	PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2
STYLE 15:  RCE PIN 1. ANODE 1 E 2. ANODE 1 RCE 3. ANODE 1	PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2
N 7. CATHODE, CON N 8. CATHODE, CON	MMON         5. COLLECTOR, DIE #2           MMON         6. COLLECTOR, DIE #2           MMON         7. COLLECTOR, DIE #1           MMON         8. COLLECTOR, DIE #1
STYLE 19: PIN 1. SOURCE 1 E 2. GATE 1 E 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 DE 7. DRAIN 1 DE 8. MIRROR 1	STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 23: E1 PIN 1. LINE 1 IN DN CATHODE/VCC 2. COMMON ANC DN CATHODE/VCC 3. COMMON ANC E3 4. LINE 2 IN DN ANODE/GND 5. LINE 2 OUT E4 6. COMMON ANC E5 7. COMMON ANC DN ANODE/GND 8. LINE 1 OUT	ODE/GND 2. EMITTER ODE/GND 3. COLLECTOR/ANODE
STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V MON 6. VBULK 7. VBULK 8. VIN
1 1	
;	STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ E 5. SOURCE E 6. SOURCE E 7. SOURCE 8. DRAIN


DOCUMENT NUMBER:	98ASB42564B Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		' '
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2


ON Semiconductor and IN are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



#### Micro8 CASE 846A-02 ISSUE K

**DATE 16 JUL 2020** 








#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.10 mm IN EXCESS OF MAXIMUM MATERIAL CONDITION.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER SIDE. DIMENSION E DDES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 mm PER SIDE. DIMENSIONS D AND E ARE DETERMINED AT DATUM F.
- DATUMS A AND B ARE TO BE DETERMINED AT DATUM F.
- A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.



RECOMMENDED MOUNTING FOOTPRINT

MID	MI	MILLIMETERS	
DIM	MIN.	N□M.	MAX.
Α	-	-	1.10
A1	0.05	0.08	0.15
b	0.25	0.33	0.40
С	0.13	0.18	0.23
D	2.90	3.00	3.10
E	2.90	3.00	3.10
e	0.65 BSC		
HE	4.75	4.90	5.05
L	0.40	0.55	0.70

## **GENERIC MARKING DIAGRAM\***



XXXX = Specific Device Code Α = Assembly Location

Υ = Year W = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:	STYLE 2:	STYLE 3:
PIN 1. SOURCE	PIN 1. SOURCE 1	PIN 1. N-SOURCE
<ol><li>SOURCE</li></ol>	2. GATE 1	2. N-GATE
<ol><li>SOURCE</li></ol>	3. SOURCE 2	<ol><li>P-SOURCE</li></ol>
<ol><li>GATE</li></ol>	4. GATE 2	4. P-GATE
<ol><li>DRAIN</li></ol>	5. DRAIN 2	5. P-DRAIN
<ol><li>DRAIN</li></ol>	6. DRAIN 2	6. P-DRAIN
7. DRAIN	7. DRAIN 1	7. N-DRAIN
8. DRAIN	8. DRAIN 1	8. N-DRAIN

DOCUMENT NUMBER:	98ASB14087C	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"		
DESCRIPTION:	MICRO8		PAGE 1 OF 1	

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative