K4E6E304ED

16Gb DDP LPDDR3 SDRAM

178FBGA, 11x11.5 512M x32 (32M x32 x 8banks)

This document and all information provided herein (collectively, "Information") is provided on an "AS-IS" basis and remains the sole and exclusive property of Samsung Electronics. You must keep all Information in strict confidence and trust, and must not, directly or indirectly, in any way, disclose, make accessible, post on the internet, reveal, report, publish, disseminate or transfer any Information to any third party. You must not reproduce or copy Information, without first obtaining express written permis sion from Samsung Electronics. You must not use, or allow use of, any Information in any manner whatsoever, except to inter nally evaluate the Information. You must restrict access to Information to those of your employees who have a bonafide need -to-know for such purpose and are bound by obligations at least as restrictive as this clause. In order to receive Information, you must agree to the foregoing and to indemnify Samsung for any failure to strictly comply therewith. If you do not agree, please do not accept any receipt of Information.

datasheet

SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

For updates or additional information about Samsung products, contact your nearest Samsung office.

All brand names, trademarks and registered trademarks belong to their respective owners.

© 2019 Samsung Electronics Co., Ltd. All rights reserved.

Revision History

Revision No.	History	Draft Date	<u>Remark</u>	Editor
0.0	- First version for target specification.	23th Aug, 2018	Target	J.Y.Bae
0.5	- Preliminary datasheet.	16th Jan, 2019	Preliminary	J.Y.Bae
	- Update IDD spec table.			
	1. Update IDD values.			
	 Change IDD power Supply : VDD1/VDD2/VDDQ,VDDCA -> VDD1/VDD2,VDDCA/VDDQ 			
1.0	- Final datasheet.	19th Feb, 2019	Final	J.Y.Bae
	- Correct a note4 in IDD Specifications.			
	: Measured currents are the summation of VDDQ and VDDCA> Measured currents are the summation of VDD2 and VDDCA.			

Table Of Contents

16Gb DDP LPDDR3 SDRAM

1.0 COMPARISION BETWEEN LPDDR2 AND LPDDR3	5
2.0 KEY FEATURE	7
3.0 ORDERING INFORMATION	8
 4.0 PACKAGE DIMENSION & PIN DESCRIPTION 4.1 LPDDR3 SDRAM Package Dimension 4.2 LPDDR3 SDRAM Package Ballout 4.3 Functional Block Diagram 4.4 LPDDR3 Pad Definition and Description 	9 10 11
5.0 FUNCTIONAL DESCRIPTION	13
6.0 LPDDR3 SDRAM ADDRESSING 6.1 Simplified LPDDR3 State Diagram 6.2 Mode Register Definition 6.2.1 Mode Register Assignment and Definition in LPDDR3 SDRAM	14 15
7.0 TRUTH TABLES	22 24 25
8.0 ABSOLUTE MAXIMUM RATINGS	28
9.0 AC & DC OPERATING CONDITIONS 9.1 Recommended DC Operating Conditions 9.2 Input Leakage Current 9.3 Operating Temperature Range	29 29 29
10.0 AC AND DC INPUT MEASUREMENT LEVELS	
10.1 AC and DC Logic Input Levels for Single-Ended Signals	
10.2 AC and DC Input Levels for CKE	
10.2.1 AC and DC Input Levels for Single-Ended Data Signals	
10.4 Input Signal	32
10.5 AC and DC Logic Input Levels for Differential Signals	
10.5.2 Differential signal demittor	
10.5.3 Single-ended requirements for differential signals	
10.6 Differential Input Cross Point Voltage 10.7 Slew Rate Definitions for Single-Ended Input Signals	
10.8 Slew Rate Definitions for Differential Input Signals	
11.0 AC AND DC OUTPUT MEASUREMENT LEVELS	
11.1 Single Ended AC and DC Output Levels	
11.3 Single Ended Output Slew Rate	
11.4 Differential Output Slew Rate	
11.5 Overshoot and Undershoot Specifications	
12.0 OUTPUT BUFFER CHARACTERISTICS	
13.0 RONPU AND RONPD RESISTOR DEFINITION	
13.1 RONPU and RONPD Characteristics with ZQ Calibration	44
13.2 Output Driver Temperature and Voltage Sensitivity	
13.4 RZQ I-V Curve	
13.5 ODT Levels and I-V Characteristics	
14.0 INPUT/OUTPUT CAPACITANCE	49
15.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS	
15.1 IDD Measurement Conditions 15.2 IDD Specifications	
15.3 IDD Spec Table	
16.0 ELECTRICAL CHARACTERISTICS AND AC TIMING	
16.1 Clock Specification	
16.1.1 Definition for tCK(avg) and nCK 16.1.2 Definition for tCK(abs)	
16.1.3 Definition for tCH(avg) and tCL(avg)	



K4E6E304ED-EGCG

16.1.4 Definition for tJIT(per)
16.1.4 Definition for tJIT(per)
16.1.6 Definition for tERR(nper)
16.1.7 Definition for duty cycle jitter tJIT(duty)
16.1.8 Definition for tCK(abs), tCH(abs) and tCL(abs)
16.2 Period Clock Jitter
16.2.1 Clock period jitter effects on core timing parameters
16.2.1.1 Cycle time de-rating for core timing parameters
16.2.1.2 Clock Cycle de-rating for core timing parameters
16.2.2 Clock jitter effects on Command/Address timing parameters
16.2.3 Clock jitter effects on Read timing parameters
16.2.3.1 tRPRE
16.2.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)
16.2.3.3 tQSH, tQSL
16.2.3.4 tRPST
16.2.4 Clock jitter effects on Write timing parameters60
16.2.4.1 tDS, tDH
16.2.4.2 tDSS, tDSH
16.2.4.3 tDQSS
16.3 LPDDR3 Refresh Requirements by Device Density
16.4 AC Timing
16.5 CA and CS_n Setup, Hold and Derating
16.6 Data Setup, Hold and Slew Rate Derating73

1.0 COMPARISION BETWEEN LPDDR2 AND LPDDR3

	Items	LPDDR2	LPDDR3	
	CLK scheme	Differential (CLK/CLKB)	~	
	Data scheme	DDR Single-ended, Bi-Directional	←	
	DQS scheme	Differential (DQS/DQSB), Bi-Directional	←	
	ADD / CMD scheme	DDR	←	
	State Diagram	As is	Refer to the Datasheet	
	Command Truth Table	As is	No support BST	
	State for bank n to Bank n/m	As is	No support BST / Interrupt	
Feature	Data mask Truth Table	As is	\leftarrow	
	I/O Interface	HSUL_12	←	
	Burst Length	4(Default), 8, 16	8	
	Burst Type	Sequential, Interleave	Sequential	
	No Wrap	Support (BL4)	No support	
	# of Bank	8	8	
	Organization	×16/×32	←	
	Data Mask	Support (Write)	←	
	Refresh mode	All Bank Refresh / Per Bank Refresh / Self Refresh	←	
	Row			
	Column			
Addressing(x32)	Bank	Refer to the Datasheet	Refer to the Datasheet	
	Refresh Requirements			
	Speed bin [Mbps]	667/800/1066	1600/1866/2133	
	Read/Write latency			
AC Parameter	Core Parameters	_	Refer to the Datasheet	
AC Parameter	IO Parameters	Refer to the Datasheet		
	CA / CS_n / Setup / Hold / Deratin			
	Data Setup / Hold / Deratin	_		
	PASR	Support	\leftarrow	
	TCSR	Support	\leftarrow	
	Deep Power Down	Support	No Support	
One sigl Expetien	Configurable D/S	Support	\leftarrow	
Special Function	ZQ Calibration	Support	\leftarrow	
	DQ Calibration	Support	←1)	
	CA Calibration	N/A	Support	
	Write Leveling	N/A	Support	
	VDD1 [V]	1.70 ~ 1.95	\leftarrow	
Dower Sweek	VDD2 [V]	1.14 ~ 1.30	←	
Power Supply	VDDQ [V]	1.14 ~ 1.30	←	
	VDDCA [V]	1.14 ~ 1.30	←	
DD Specification Parameters and Test	IDD Measurement Conditions	As is	←	
Conditions	IDD Specification	As is	←	
Tomporatura	General [°C]	-25 ~ 85	<i>←</i>	
Temperature	Extended [°C]	-25 ~ 105	←	

datasheet LPDDR3 SDRAM

		Items	LPDDR2	LPDDR3	
		General	As is	←	
			Support	MR0 DI ²⁾	
		The second se	Support	MR1 BL/WC/nWR ²⁾	
		-	Support	MR2 RL & WL, nWRE ²⁾	
		Modified	Support	MR3 DS ²⁾	
IVIOO	e Register Set	-		MR4 Refresh Rate	
			Support	(0.5×tREFI) ²⁾	
			Support	MR8 I/O width, Type ²⁾	
	·		N/A	MR41/42/48	
		Adding	N/A	MR2 OP7(Write Leveling)	
		w/ ZQ Calibration	As is	←	
		w/o ZQ Calibration	As is	<i>←</i>	
KONPU/KC	ONpd Characteristics	Temperature and Voltage Sensitivity	As is	←	
		RZQI-V Curve	As is	←	
	Input/Output C	Capacitance ³⁾	As is	←	
		VDD1 [V]	-0.4 ~ 2.3	←	
		VDD2 [V]	-0.4 ~ 1.6	←	
		VDDQ [V]	-0.4 ~ 1.6	<i>←</i>	
Absolute n	naximum DC ratings	VDDCA [V]	-0.4 ~ 1.6	←	
		VIN/VOUT [V]	-0.4 ~ 1.6	←	
		Tstg [°C]	-55 ~ 125	←	
		Input leakage	As is	←	
	AC/DC Logic Input Lev- els for Single-ended Sig- nals	CA and CS_n pins	AC : VREF +/- 0.22V DC : VREF +/- 0.13V	AC : VREF ± 0.150V / ±0.135 (1600/1866,2133) DC : VREF ± 0.10V / ± 0.10 (1600/1866,2133)	
		CKE pin	0.2×VDDCA ~ 0.8×VDDCA	←	
		DQ pins	AC : VREF +/- 0.22V DC : VREF +/- 0.13V	AC : VREF ± 0.15V/ ±0.135V(1600/1866,2133) DC : VREF ± 0.10V/0.10V (1600/1866,2133)	
		VREF_CA/DQ tolerance	0.49×VDDQ ~ 0.51×VDDQ	←	
	AC/DC Logic Input Lev-	VIHdiff/VILdiff (AC/DC) tDVAC	As is	←	
	els for Differential	VSEH/VSEL(AC)	As is	←	
Input/Output	Differential Input Cross Point Voltage	VIXCA/VIXDQ	As is	←	
Operating con- dition	Slew Rate definitions for Differential	VILdiff /VIHdiff (Max/Min)	As is	←	
		VOHdiff / VOLdiff (AC)	As is	<i>←</i>	
	AC/DC Output levels for Differential	IOZ	As is	←	
		MMPUPD	As is	←	
	AC/DC Output levels for Differential	VOHdiff / VOLdiff (AC)	As is	←	
	Signal ended output	VOH/VOL(AC/DC)	As is	←	
	Slew Rate	SROse	As is	←	
	Differential Output Slew	VOHdiff/VOLdiff(AC)	As is	←	
	Rate	SRQdiff	As is	←	
	Overshoot / Undershoot	Maximum Amplitude	As is	←	
		Maximum Area	As is	VDD/VSS : 0.1 [V-ns]	
	HSUL 1	12 Driver Output Timing	As is	<i>←</i>	

1) DQ out data are same in a byte.
2) These items are modified from LPDDR2 specification. Please refer to 15Mode Register Definition.
3) The parameter applies to both die and package.

LPDDR3 SDRAM

LPDDR3 SDRAM SPECIFICATION

16G DDP = 256M x 32 (32M x 32 x 8 banks) + 256M x 32 (32M x 32 x 8 banks) 178FBGA, 11x11.5

2.0 KEY FEATURE

- · Double-data rate architecture; two data transfers per clock cycle
- · Bidirectional data strobes (DQS_t, DQS_c), These are transmitted/received with data to be used in capturing data at the receiver
- Differential clock inputs (CK_t and CK_c)
- Differential data strobes (DQS_t and DQS_c)
- · Commands & addresses entered on both positive and negative CK edges; data and data mask referenced to both edges of DQS
- · 8 internal banks for concurrent operation
- · Data mask (DM) for write data
- Burst Length: 8
- · Burst Type: Sequential
- · Read & Write latency : Refer to Table 46 LPDDR3 AC Timing Table
- · Auto Precharge option for each burst access
- Configurable Drive Strength
- · All Bank Refresh, Per Bank Refresh and Self Refresh
- Partial Array Self Refresh and Temperature Compensated Self Refresh
- Write Leveling
- CA Calibration
- HSUL 12 compatible inputs
- VDD1/VDD2/VDDQ/VDDCA
- : 1.8V/1.2V/1.2V / 1.2V
- No DLL : CK to DQS is not synchronized
- · Edge aligned data output, center aligned data input
- Operating Temperature : -25 ~ 85°C
- On Die Termination using ODT pin
- 2/CS, 2CKE

3.0 ORDERING INFORMATION



4.0 PACKAGE DIMENSION & PIN DESCRIPTION

4.1 LPDDR3 SDRAM Package Dimension



4.2 LPDDR3 SDRAM Package Ballout

	178Ball FBGA												
	1	2	3	4	5	6	7	8	9	10	11	12	13
Α	DNU	DNU	VDD1	VDD1	VDD1	VDD1	NB	VDD2	VDD2	VDD1	VDDQ	DNU	DNU
в	DNU	VSS	ZQ	NC	VSS	VSSQ	NB	DQ31	DQ30	DQ29	DQ28	VSSQ	DNU
С		CA9	VSSCA	NC	VSS	VSSQ	NB	DQ27	DQ26	DQ25	DQ24	VDDQ	
D		CA8	VSSCA	VDD2	VDD2	VDD2	NB	DM3	DQ15	DQS3_t	DQS3_c	VSSQ	
Е		CA7	CA6	VSS	VSS	VSSQ	NB	VDDQ	DQ14	DQ13	DQ12	VDDQ	
F		VDDCA	CA5	VSSCA	VSS	VSSQ	NB	DQ11	DQ10	DQ9	DQ8	VSSQ	
G		VDDCA	VSSCA	VSSCA	VDD2	VSSQ	NB	DM1	VSSQ	DQS1_t	DQS1_c	VDDQ	
н		VSS	VDDCA	VRef(CA)	VDD2	VDD2	NB	VDDQ	VDDQ	VSSQ	VDDQ	VDD2	
J		CK_c	CK_t	VSSCA	VDD2	VDD2	NB	ODT ¹⁾	VDDQ	VDDQ	VRef(DQ)	VSS	
к		VSS	CKE0	CKE1	VDD2	VDD2	NB	VDDQ	NC	VSSQ	VDDQ	VDD2	
L		VDDCA	CS0_n	CS1_n	VDD2	VSS	NB	DM0	VSSQ	DQS0_t	DQS0_c	VDDQ	
м		VDDCA	CA4	VSSCA	VSS	VSSQ	NB	DQ4	DQ5	DQ6	DQ7	VSSQ	
N		CA2	CA3	VSS	VSS	VSSQ	NB	VDDQ	DQ1	DQ2	DQ3	VDDQ	
Р		CA1	VSSCA	VDD2	VDD2	VDD2	NB	DM2	DQ0	DQS2_t	DQS2_c	VSSQ	
R		CA0	NC	VSS	VSS	VSSQ	NB	DQ20	DQ21	DQ22	DQ23	VDDQ	
т	DNU	VSS	VSS	VSS	VSS	VSSQ	NB	DQ16	DQ17	DQ18	DQ19	VSSQ	DNU
U	DNU	DNU	VDD1	VDD1	VDD1	VDD1	NB	VDD2	VDD2	VDD1	VDDQ	DNU	DNU

[Top View]

	Power	Ground
	ODT	NB
	ZQ	DNU/NC

NOTE :

In case ODT function is not used, ODT pin should be considered as NC.
 ODT will be connected to rank 0. The ODT Input to rank 1 (if 2nd rank is present) will be connected to Ground in the package.

4.3 Functional Block Diagram



4.4 LPDDR3 Pad Definition and Description

[Table 1] Pad Definition and Description

CK_t, CK_c Input	Clock: CK_t and CK_c are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on both positive
	and negative edge of CK. Single Data Rate (SDR) inputs, CS_n and CKE, are sampled at the positive Clock edge. Clock is defined as the differential pair, CK_t and CK_c. The positive Clock edge is defined by the crosspoint of a rising CK_t and a falling CK_c. The negative Clock edge is defined by the crosspoint of a falling CK_t and a rising CK_c.
	Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and therefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions. CKE is considered part of the command code. See Command Truth table for command code descriptions. CKE is sampled at the positive Clock edge.
	Chip Select: CS_n is considered part of the command code. See Command Truth table for command code descriptions. CS_n is sampled at the positive Clock edge.
CA0 - CA9 Input	DDR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth table for command code descriptions.
DQ0 - DQ15 (x16) DQ0 - DQ31 (x32)	Data Inputs/Outputs: Bi-directional data bus
DQS0_c-DQS1_c (x16) DQS0_t-DQS3_t DQS0_c-DQS3_c (x32)	Data Strobes (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data) and differential (DQS_t and DQS_c). It is output with read data and input with write data. DQS is edge-aligned to read data and centered with write data. For x16, DQS0_t and DQS0_c correspond to the data on DQ0 - DQ7; DQS1_t and DQS1_c to the data on DQ8 - DQ15. For x32, DQS0_t and DQS0_c correspond to the data on DQ0 - DQ7, DQS1_t and DQS1_c to the data on DQ8 - DQ15, DQS2_t and DQS2_c to the data on DQ16 - DQ23, DQS3_t and DQS3_c to the data on DQ24 - DQ31.
DM0 - DM1 (x16) DM0 - DM3 Input	Input Data Mask: DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM is for input only, the DM loading shall match the DQ and DQS_t (or DQS_c). For x16 and x32 devices, DM0 is the input data mask signal for the data on DQ0-7, DM1 is the input data mask signal for the data on DQ8-15. For x32 device, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31.
	On Die Termination: This signal enables and disables termination on the DRAM DQ bus according to the specified mode register settings.
V _{DD1} Supply	Core Power Supply 1: Core power supply.
V _{DD2} Supply	Core Power Supply 2: Core power supply.
V _{DDCA} Supply	Input Receiver Power Supply: Power supply for CA0-9, CKE, CS_n, CK_t, and CK_c input buffers.
V _{DDQ} Supply	I/O Power Supply: Power supply for Data input/output buffers.
	Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS_n, CK_t, and CK_c input buffers.
V _{REF (DQ)} Supply	Reference Voltage for DQ Input Receiver: Reference voltage for all data input buffers.
V _{SS} Supply	Ground
000A 113	Ground for Input Receivers
V _{SSQ} Supply	I/O Ground: Ground for data input/output buffers
ZQ I/O	Reference Pin for Output Drive Strength Calibration

NOTE : 1) Data includes DQ and DM.

LPDDR3-SDRAM is a high-speed synchronous DRAM device internally configured as an 8-Bank memory.

This device contains the following number of bits:

8Gb has 8,589,934,592 bits

LPDDR3 devices use a double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus contains command, address, and bank information. Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock.

These devices also use a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially an 8n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR3 SDRAM effectively consists of a single 8n-bit wide, one clock cycle data transfer at the internal DRAM core and eight corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses to the LPDDR3 SDRAMs are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Activate command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Activate command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read or Write command are used to select the Bank and the starting column location for the burst access.

Prior to normal operation, the LPDDR3 SDRAM must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation.

6.0 LPDDR3 SDRAM ADDRESSING

[Table 2] LPDDR3 SDRAM Addressing

	Items	8Gb		
	Number of Banks	8		
	Bank Addresses	BA0-BA2		
	t _{REFI} (us) ²⁾	3.9		
×32	Row Addresses 3)	R0-R14		
~32	Column Addresses ^{1), 3)}	C0-C9		

NOTE :

1) The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.

2) t_{REFI} values for all bank refresh is Tc = -25~85°C, Tc means Operating Case Temperature

3) Row and Column Address values on the CA bus that are not used are "don't care."

6.1 Simplified LPDDR3 State Diagram

LPDDR3-SDRAM state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the device behavior, the information provided by the state diagram should be integrated with the truth tables and timing specification. The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the banks.

For the command definition, see datasheet of [Command Definition & Timing Diagram].



Figure 1. LPDDR3: Simplified Bus Interface State Diagram

NOTE: 1) In the Idle state, all banks are precharged

2) In the case of MRW to enter CA Training mode or Write Leveling Mode, the state machine will not automatically return to the Idle state. In these cases an additional MRW command is required to exit either operating mode and return to the Idle state. See sections "CA Training" or "Write Leveling".

3) Terminated bursts are not allowed. For these state transitions, the burst operation must be completed before the transition can occur.
4) Use caution with this diagram. It is intended to provide a floorplan of the possible state transitions and commands to control them, not all details. In particular, situations involving more than one bank are not captured in full detail.

LPDDR3 SDRAM

6.2 Mode Register Definition

6.2.1 Mode Register Assignment and Definition in LPDDR3 SDRAM

Table 3 shows the mode registers for LPDDR3 SDRAM. Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written. A Mode Register Read command is used to read a mode register. A Mode Register Write command is used to write a mode register.

[Table 3]	Mode Register	Assignment in	LPDDR3	SDRAM
	•	•		

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	00 _H	Device Info.	R	(RFU)	WL (Set B)	(RFU)		ZQI (RFU)			DAI
1	01 _H	Device Feature 1	W	n	WR (for Al	P)	(RI	FU)		BL	
2	02 _H	Device Feature 2	w	WR Lev	WL Select	(RFU)	nWRE		RL & \	WL	
3	03 _H	I/O Config-1	W		(Rf	=U)			DS		
4	04 _H	Refresh Rate	R	TUF		(RI	=U)		Re	fresh Rate	9
5	05 _H	Basic Config-1	R			L	.PDDR3 N	lanufactur	er ID		
6	06 _H	Basic Config-2	R				Revi	sion ID1			
7	07 _H	Basic Config-3	R				Revi	sion ID2			
8	08 _H	Basic Config-4	R	I/O \	width		D	ensity		Ту	ре
9	09 _H	Test Mode	W			V	endor-Spe	cific Test	Mode		
10	0A _H	IO Calibration	W				Calibra	ation Code	9		
11	0B _H	ODT Feature				(RFU)			PD CTL	DQ	ODT
12:15	0C _H ∼0F _H	(reserved)					()	RFU)			
16	10 _H	PASR_Bank	W				PASR I	Bank Mas	k		
17	11 _H	PASR_Seg	W				PASR Se	gment Ma	ask		
18-31	12 _H -1F _H	(Reserved)					(1	RFU)			
32	20 _H	DQ Calibration Pattern A	R		See "	DQ Calibra	ation" on C	Operations	& Timing Dia	ıgram.	
33:39	21 _H ~27 _H	(Do Not Use)									
40	28 _H	DQ Calibration Pattern B	R	See "DQ Calibration" on Operations & Timing Diagram.							
41	29 _H	CA Training 1	W	See "Mode Register Write-CA Training Mode".							
42	2A _H	CA Training 2	w	See "Mode Register Write-CA Training Mode".							
43:47	2B _H ~2F _H	(Do Not Use)									
48	30 _H	CA Training 3	w	See "Mode Register Write-CA Training Mode".							
49:62	31 _H ~3E _H	(Reserved)					(RFU)			
63	3F _H	Reset	w					Х			
64:255	40 _H ∼FF _H	(Reserved)		(RFU)							

NOTE :

RFU bits shall be set to '0' during Mode Register writes.
 RFU bits shall be read as '0' during Mode Register reads.
 All Mode Registers that are specified as RFU or write-only shall return undefined data when read and DQS_t, DQS_c shall be toggled.

4) All Mode Registers that are specified as RFU shall not be written.

5) See vendor device datasheets for details on vendor-specific mode registers.

6) Writes to read-only registers shall have no impact on the functionality of the device.



datasheet

Rev. 1.0 LPDDR3 SDRAM

MR0_Device Information (MA<7:0> = 00_{H}) :

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(RFU)	WL (Set B) Support	(RFU)	RZQI (Optional)		(Rf	=U)	DAI

DAI (Device Auto-Initialization Status)	Read-only	OP<0>	0 _B : DAI complete 1 _B : DAI still in progress	
RZQI (Built in Self Test for RZQ Information)	Read-only	OP<4:3>	 00_B: RZQ self test not supported 01_B: ZQ-pin may connect to VDDCA or float 10_B: ZQ-pin may short to GND 11_B: ZQ-pin self test completed, no error condition detected (ZQ-pin may not connect to VDDCA or float nor short to GND) 	1-4
WL (Set B) Support	Read-only	OP<6>	 0_B: DRAM does not support WL (Set B) 1_B: DRAM supports WL (Set B) 	WL (Set B) Option Support

NOTE :

1) RZQI, if supported, will be set upon completion of the MRW ZQ Initialization Calibration command.

2) If ZQ is connected to VDDCA to set default calibration, OP[4:3] shall be set to 01. If ZQ is not connected to VDDCA, either OP[4:3] = 01 or OP[4:3] = 10 might indicate a ZQpin assembly error. It is recommended that the assembly error is corrected.

3) In the case of possible assembly error (either OP[4:3]=01 or OP[4:3]=10 per Note 4), the LPDDR3 device will default to factory trim settings for RON, and will ignore ZQ cal-

ibration commands. In either case, the system may not function as intended.
4) In the case of the ZQ self-test returning a value of 11b, this result indicates that the device has detected a resistor connection to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e 240-Ω +/- 1%).

MR1_Device Feature 1 (MA<7:0> = 01_{H}) :

nWR (for AP) (RFU) BL	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	n	WR (for AP)	(RI	FU)		BL	

BL	Write-only	OP<2:0>	011 _B : BL8 (default) All others: Reserved
nWR ¹⁾	Write-only	OP<7:5>	If nWRE (MR2 OP<4>) = 0: 100 _B : nWR=6 110 _B : nWR=8 111 _B : nWR=9 If nWRE (MR2 OP<4>) = 1: 000 _B : nWR=10 (default) 001 _B : nWR=11 (default) 001 _B : nWR=12 100 _B : nWR=14 110 _B : nWR=16 All others: Reserved

NOTE :

1) Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by RU(tWR/tCK).

[Table 4] Burst Sequence

C2	C1	CO	BL		Bu	rst Cycle N	umber and	Burst Addr	ess Seque	nce	
02				1	2	3	4	5	6	7	8
0 _B	0 _B	0 _B		0	1	2	3	4	5	6	7
0 _B	1 _B	0 _B	g	2	3	4	5	6	7	0	1
1 _B	0 _B	0 _B		4	5	6	7	0	1	2	3
1 _B	1 _B	0 _B		6	7	0	1	2	3	4	5

NOTE :

1) C0 input is not present on CA bus. It is implied zero.

2) The burst address represents C2 - C0.

datasheet LPDDR3 SDRAM

Rev. 1.0

MR2_Device Feature 2 (MA<7:0> = 02_{H}):

- (-		-п/-						
	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	WR Lev	WL Select	(RFU)	nWRE		RL 8	k WL	

			If OP<6> =0 (WL Set A, default)
			0100 _B : RL = 6 / WL = 3 (≤ 400 MHz)
			0110 _B : RL = 8 / WL = 4 (≤ 533 MHz)
			0111 _B : RL = 9 / WL = 5 (≤ 600 MHz)
			1000 _B : RL = 10 / WL = 6 (≤ 667 MHz, default)
			1001_B: RL = 11 / WL = 6 (≤ 733 MHz)
			1010_B: RL = 12 / WL = 6 (≤ 800 MHz)
			1100_B : RL = 14 / WL = 8 (≤ 933 MHz)
			1110_B : RL = 16 / WL = 8 (≤ 1066MHz)
			All others: Reserved
RL & WL	Write-only	OP<3:0>	
			If OP<6> =1 (WL Set B, optional ²⁾)
			0100 _B : RL = 6 / WL = 3 (≤ 400 MHz)
			0110 _B : RL = 8 / WL = 4 (≤ 533 MHz)
			0111 _B : RL = 9 / WL = 5 (≤ 600 MHz)
			1000_B : RL = 10 / WL = 8 (≤ 667 MHz, default)
			1001_B : RL = 11 / WL = 9 (≤ 733 MHz)
			1010 _B : RL = 12 / WL = 9 (≤ 800 MHz)
			1100 _B : RL = 14 / WL = 11 (≤ 933 MHz)
			1110 _B : RL = 16 / WL = 13 (≤ 1066MHz)
			All others: reserved
nWRE	Write-only	OP<4>	0 _B : Enable nWR programming ≤ 9
invite_	White only	01 4	1 _B : Enable nWR programming > 9 (default)
M/L Calast			0 _B : Select WL Set A (default)
WL Select	Write-only	OP<6>	1 _B : Select WL Set B (optional ²⁾)
	Write-only	0P<7>	0 _B : Disable (default)
WR Leveling	write-only	02	1 _B : Enable

NOTE : 1) See MR0, OP<7> 2) See MR0, OP<6>

MR3_I/O Configuration 1 (MA<7:0> = 03_{H}):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	(Rf	=U)			D	S	

DS	Write-only	OP<3:0>	0001_B : 34.3-Ω typical pull-down/pull-up 0010_B : 40-Ω typical pull-down/pull-up (default) 0011_B : 48-Ω typical pull-down/pull-up 0100_B : Reserved for 60Ω typical pull-down/pull-up 0110_B : Reserved for 80Ω typical pull-down/pull-up 0110_B : Reserved for 80Ω typical pull-down/pull-up 1001_B : 34.3Ω typical pull-down, 40Ω typical pull-up 1010_B : 40Ω typical pull-down, 48Ω typical pull-up 1011_B : 34.3Ω typical pull-down, 48Ω typical pull-up 1011_B : 34.3Ω typical pull-down, 48Ω typical pull-up
			All others: Reserved

MR4_Device Temperature (MA<7:0> = 04_{H})

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TUF		(RF	-U)		SDRA	AM Refresh	Rate

SDRAM Refresh Rate	Read-only	OP<2:0>	$\begin{array}{l} \textbf{000}_{\textbf{B}}\text{: SDRAM Low temperature operating limit exceeded} \\ \textbf{001}_{\textbf{B}}\text{: } 4 \times t_{REFI,} 4 \times t_{REFlpb,} 4 \times t_{REFW} \\ \textbf{010}_{\textbf{B}}\text{: } 2 \times t_{REFI,} 2 \times t_{REFlpb,} 2 \times t_{REFW} \\ \textbf{011}_{\textbf{B}}\text{: } 1 \times t_{REFI,} 1 \times t_{REFlpb,} 1 \times t_{REFW} (<=85^{\circ}\text{C}) \\ \textbf{100}_{\textbf{B}}\text{: } 0.5 \times t_{REFI}, 0.5 \times t_{REFlpb,} 0.5 \times t_{REFW}, \text{ do not de-rate SDRAM AC timing} \\ \textbf{101}_{\textbf{B}}\text{: } 0.25 \times t_{REFI}, 0.25 \times t_{REFlpb,} 0.25 \times t_{REFW}, \text{ do not de-rate SDRAM AC timing} \\ \textbf{110}_{\textbf{B}}\text{: } 0.25 \times t_{REFI}, 0.25 \times t_{REFlpb,} 0.25 \times t_{REFW}, \text{ de-rate SDRAM AC timing} \\ \textbf{111}_{\textbf{B}}\text{: } \text{SDRAM High temperature operating limit exceeded} \\ \end{array}$	
Temperature Update Flag (TUF)	Read-only	OP<7>	0 _B : OP<2:0> value has not changed since last read of MR4. 1 _B : OP<2:0> value has changed since last read of MR4.	

NOTE :

1) A Mode Register Read from MR4 will reset OP7 to '0'.

2) OP7 is reset to '0' at power-up. OP[2:0] bits are undefined after power-up.

3) If OP2 equals '1', the device temperature is greater than 85°C. 4) OP7 is set to '1' if OP2:OP0 has changed at any time since the last read of MR4. 5) LPDDR3 SDRAM might not operate properly when $OP[2:0] = 000_B$ or 111_B .

6) For specified operating temperature range and maximum operating temperature refer to Table 13 Operating Temperature Range.
7) LPDDR3 devices shall be de-rated by adding 1.875 ns to the following core timing parameters: tRCD, tRC, tRAS, tRP, and tRRD. tDQSCK shall be de-rated according to the tDQSCK de-rating in Table 45 LPDDR3 AC Timing Table. Prevailing clock frequency spec and related setup and hold timings shall remain unchanged.
8) See "Temperature Sensor" on [Command Definition & Timing Diagram] for information on the recommended frequency of reading MR4.

MR5_Basic Configuration 1 (MA<7:0> = 05_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		L	PDDR3 Ma	nufacturer l	ID		

LPDDR3 Manufacturer ID	Read-only	OP<7:0>	$\begin{array}{c} 0000 \ 0000_{B}: \mbox{Reserved} \\ 0000 \ 0001_{B}: \mbox{Samsung} \\ 0000 \ 0001_{B}: \mbox{Do Not Use} \\ 0000 \ 0011_{B}: \mbox{Do Not Use} \\ 0000 \ 0100_{B}: \mbox{Do Not Use} \\ 0000 \ 0110_{B}: \mbox{Do Not Use} \\ 0000 \ 0111_{B}: \mbox{Do Not Use} \\ 0000 \ 0101_{B}: \mbox{Do Not Use} \\ 0000 \ 0101_{B}: \mbox{Do Not Use} \\ 0000 \ 1000_{B}: \mbox{Do Not Use} \\ 0000 \ 1001_{B}: \mbox{Do Not Use} \\ 0000 \ 1010_{B}: \mbox{Reserved} \\ 0000 \ 1011_{B}: \mbox{Do Not Use} \\ 0000 \ 1101_{B}: \mbox{Do Not Use} \\ 0000 \ 110_{B}: \m$
------------------------	-----------	---------	---

datasheet LPDDR3 SDRAM

MR6_Basic Configuration 2 (MA<7:0> = 06_H):

OP7	OP7 OF	OP6 OP5	OP4	OP3	OP2	OP1	OP0		
	Revision ID1								

Revision ID1	Read-only	OP<7:0>	0001 0110 _B : W-version
NOTE ·	-		

1) MR6 is vendor specific.

MR7_Basic Configuration 3 (MA<7:0> = 07_H):

Revision ID2	Read-only	OP<7:0>	0000 0000 _B : A-version
NOTE ·			

1) MR7 is vendor specific.

MR8_Basic Configuration 4 (MA<7:0> = 08_{H}):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I/O v	vidth		Density				ре

Туре	Read-only	OP<1:0>	11 _B : S8 SDRAM All others: Reserved
Density	Read-only	OP<5:2>	0110 _B : 4Gb 1110 _B : 6Gb 0111 _B : 8Gb 1101 _B : 12Gb 1000 _B : 16Gb 1001 _B : 32Gb All others: Reserved
I/O width	Read-only	OP<7:6>	00 _B : x32 01 _B : x16 All Others: Reserved

MR9_Test Mode (MA<7:0> = 09_{H}):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
	Vendor-specific Test Mode								

MR10_Calibration (MA<7:0> = $0A_H$):

	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Γ				Calibrati	on Code		-	

Calibration Code	Write-only	OP<7:0>	0xFF: Calibration command after initialization 0xAB: Long calibration 0x56: Short calibration 0xC3: ZQ Reset others: Reserved
------------------	------------	---------	---

NOTE :

1) Host processor shall not write MR10 with "Reserved" values.

2) LPDDR3 devices shall ignore calibration command when a "Reserved" value is written into MR10.

3) See AC timing table for the calibration latency.
4) If ZQ is connected to V_{SSCA} through R_{ZQ}, either the ZQ calibration function (see Mode Register Write ZQ Calibration Command") or default calibration (through the ZQ_{RESET}) or the second seco

command) is supported. If ZQ is connected to V_{DDCA}, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.

5) LPDDR3 devices that do not support calibration shall ignore the ZQ Calibration command.

6) Optionally, the MRW ZQ Initialization Calibration command will update MR0 to indicate RZQ pin connection.

datasheet LPDDR3 SDRAM

K4E6E304ED-EGCG

MR11_ODT Control (MA<7:0> = 0B_H):

ſ	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
ſ			RFU			PD CTL	DQ	ODT

DQ ODT	Write-only		00 _B : Disable (Default) 01 _B : RZQ/4 10 _B : RZQ/2 11 _B : RZQ/1
PD Control	Write-only	0P<2>	 0_B: ODT disabled by DRAM during power down (default) 1_B: ODT enabled by DRAM during power down

MR12:15_(Reserved) (MA<7:0> = 0C_H-0F_H):

MR16_PASR_Bank Mask (MA<7:0> = 010_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
	Bank Mask									

Bank <7:0> Mask	Write-only	OP<7.0>	0 _B : refresh enable to the bank (=unmasked, default) 1 _B : refresh blocked (=masked)
-----------------	------------	---------	--

OP	Bank Mask	8-Bank SDRAM
0	XXXXXXX1	Bank 0
1	XXXXXX1X	Bank 1
2	XXXXX1XX	Bank 2
3	XXXX1XXX	Bank 3
4	XXX1XXXX	Bank 4
5	XX1XXXXX	Bank 5
6	X1XXXXXX	Bank 6
7	1XXXXXXX	Bank 7

MR17_PASR_Segment Mask (MA<7:0> = 011_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
Segment Mask									

Segment <7:0>Mask	Write-only	OP<7:0>	 0_B: refresh enable to the segment (=unmasked, default) 1_B: refresh blocked (=masked)
-------------------	------------	---------	---

Segment	OP	Segment Mask	8Gb
Segment	UF UF	Segment wask	R14:12
0	0	XXXXXXX1	000 _B
1	1	XXXXXX1X	001 _B
2	2	XXXXX1XX	010 _B
3	3	XXXX1XXX	011 _B
4	4	XXX1XXXX	100 _B
5	5	XX1XXXXX	101 _B
6	6	X1XXXXXX	110 _B
7	7	1XXXXXXX	111 _B

NOTE :

1) This table indicates the range of row addresses in each masked segment. X is do not care for a particular segment.

LPDDR3 SDRAM

MR18-31_(Reserved) (MA<7:0> = $012_{H} - 01F_{H}$):

MR32_DQ Calibration Pattern A (MA<7:0>=20_H):

Reads to MR32 return DQ Calibration Pattern "A". See "DQ Calibration" on Operations & Timing Diagram.

MR33:39_(Do Not Use) (MA<7:0> = 21_H-27_H):

MR40_DQ Calibration Pattern B (MA<7:0>=28_H):

Reads to MR40 return DQ Calibration Pattern "B". See "DQ Calibration" on Operations & Timing Diagram.

MR41_CA Training 1 (MA<7:0> = 29_H):

Writes to MR41 enables CA Training. See Mode Register Write - CA Training Mode

MR42_ CA Training 2 (MA<7:0> = $2A_H$):

Writes to MR42 exits CA Training. See Mode Register Write - CA Training Mode

MR43:47_ (Do Not Use)(MA<7:0> = 2B_H_2F_H):

MR48_CA Training_3 (MA<7:0>=30_H)

Writes to MR48 enables CA Training. See Mode Register Write - CA Training Mode

MR49:62_(Reserved) (MA<7:0> = $31_{H} - 3E_{H}$):

MR63_Reset (MA<7:0> = 3F_H): MRW only

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			X or 0	xFC ¹⁾			

NOTE :

1) For additional information on MRW RESET see "Mode Register Write Command" on [Command Definition & Timing Diagram].

MR64:255 (Reserved) (MA<7:0> = 40_H-FF_H):

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR3 device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

7.1 Command truth table

[Table 5] Command truth table

	SDR (Command P	Pins					DDR C	A pins (10)				
SDRAM	СК	E	CS_n	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	СК
Command	CK(n-1)	CK(n)	03_11	CAU	CAT	CAZ	CAS	CA4	CAS	CAO	CAI	CAO	CAJ	EDGE
MRW	Н	н	L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5	R1
			Х	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	R2
MRR	Н	н	L	L	L	L	Н	MA0	MA1	MA2	MA3	MA4	MA5	R1
			Х	MA6	MA7					Х				R2
Refresh	н	н	L	L	L	Н	L			>	<			R1
(per bank)			Х						Х					R2
Refresh	Н	н	L	L	L	Н	Н			>	<			R1
(all bank)			Х						Х					R2
Enter Solf Defrech	Н	L	L	L	L	Н				Х				R1
Self Refresh	Х		Х						Х					R2
Activate (bank)	Н	Н	L	L	H	R8	R9	R10	R11	R12	BA0	BA1	BA2	R1
(Dalik)			X	R0	R1	R 2	R3	R4	R5	R6	R7	R13	R14	R2
Write	Н	Н	L	Н	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2	R1
(bank)			X	AP ³⁾	C3	C4	C5	C6	C7	C8	C9	C10	C11	R2
Read	Н	н	L	н	L	Н	RFU	RFU	C1	C2	BA0	BA1	BA2	R1
(bank)			X	AP ³⁾	C3	C4	C5	C6	C7	C8	C9	C10	C11	R2
Precharge ¹¹⁾ (pre bank, all	н	н	L	Н	Н	L	Н	AB	>	<	BA0	BA1	BA2	R1
bank)			Х						Х					R2
NOP	Н	н	L	н	Н	н				Х				R1
NOP	н		Х						Х					R2
Maintain			L	Н	Н	Н				Х				R1
PD, SREF (NOP) ⁴⁾	L	L	x						Х					R2
			н						Х					R1
NOP	Н	н	Х						Х					R2
Maintain			х						Х					R1
PD, SREF ⁴⁾	L	L	х						Х					R2
Enter	Н		н						Х					R1
Power Down	Х		Х						Х					R2
Exit	L		н						Х					R1
PD, SREF	Х	н	Х						Х					R2

- 22 -

K4E6E304ED-EGCG

datasheet

Rev. 1.0

NOTE:

- 1) All LPDDR3 commands are defined by states of CS_n, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.

- a) AP "high" during a READ or WRITE command indicates that an auto-precharge will occur to the bank associated with the READ or WRITE command.
 a) AP "high" during a READ or WRITE command indicates that an auto-precharge will occur to the bank associated with the READ or WRITE command.
 a) "X" means "H or L (but a defined logic level)", except when the LPDDR3 SDRAM is in PD, SREF in which case CS_n, CK_t/CK_c, and CA can be floated after the required tCPDED time is satisfied, and until the required exit procedure is initiated as described in the respective entry/exit procedure, See also Self-Refresh Operation and Basic Power-Down Entry and Exit Timing in LPDDR3 operations & Timing specification.
- 5) Self refresh exit is asynchronous.
- 6) V_{REF} must be between 0 and VDDQ during Self Refresh.
- 7) CAxr refers to command/address bit "x" on the rising edge of clock.
 8) CAxf refers to command/address bit "x" on the falling edge of clock.
- 9) CS_n and CKE are sampled at the rising edge of clock.
- 10) The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.
 11) AB "high" during Precharge command indicates that all bank Precharge will occur. In this case, Bank Address is do-not-care.
 12) When CS_n is HIGH, LPDDR3 CA bus can be floated.

7.2 CKE Truth Table

[Table 6] LPDDR3 : CKE Table ^{1),2)}

Device Current State ³⁾	CKE _{n-1} ⁴⁾	CKE ⁴⁾	CS_n ⁵⁾	Command n ⁶⁾	Operation ⁶⁾	Device Next State	Notes
Active	L	L	х	Х	Maintain Active Power Down	Active Power Down	
Power Down	L	н	Н	NOP	Exit Active Power Down	Active	7
Idle Power Down	L	L	Х	Х	Maintain Idle Power Down	Idle Power Down	
	L	Н	Н	NOP	Exit Idle Power Down	Idle	7
Resetting	L	L	x	Х	Maintain Resetting Power Down	Resetting Power Down	
Power Down	L	Н	н	NOP	Exit Resetting Power Down	Idle or Resetting	7, 9
Self Refresh	L	L	х	Х	Maintain Self Refresh	Self Refresh	
Sell Reliesh	L	Н	Н	NOP	Exit Self Refresh	Idle	8
Bank(s) Active	н	L	н	NOP	Enter Active Power Down	Active Power Down	
All Banks Idle	н	5	н	NOP	Enter Idle Power Down	Idle Power Down	. 10
	н	L	L	Enter Self-Refresh	Enter Self Refresh	Self Refresh	
Resetting	Н	L	н	NOP	Enter Resetting Power Down	Resetting Power Down	
	Н	Н		Refer to the C	command Truth Table		

NOTE :

1) All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.

1) All states and sequences not shown are megal of reserved times explored explored

5) "CS_n" is the logic state of CS_n at the clock rising edge n;
6) "Command n" is the command registered at clock edge N, and "Operation n" is a result of "Command n".
7) Power Down exit time (t_{XP}) should elapse before a command other than NOP is issued. The clock must toggle at least twice during the t_{XP} period.

8) Self-Refresh exit time (t_{XSR}) should elapse before a command other than NOP is issued. The clock must toggle at least twice during the t_{XSR} time.

9) Upon exiting Resetting Power Down, the device will return to the Idle state if tINIT5 has expired.

10) In the case of ODT disabled, all DQ output shall be Hi-Z. In the case of ODT enabled, all DQ shall be terminated to VDDQ.

7.3 State Truth Table

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all banks.

[Table 7]	Current State Bank n - Command to Bank n
-----------	--

Current State	Command	Operation	Next State	NOTES
Any	NOP	Continue previous operation	Current State	
	ACTIVATE	Select and activate row	Active	
	Refresh (Per Bank)	Begin to refresh	Refreshing (Per Bank)	6
	Refresh (All Bank)	Begin to refresh	Refreshing (All Bank)	7
ldle	MRW	Write value to Mode Register	MR Writing	7
	MRR	Read value from Mode Register	Idle MR Reading	
	Reset	Begin Device Auto-Initialization	Resetting	8
	Precharge	Deactivate row in bank or banks	Precharging	9, 14
	Read	Select column, and start read burst	Reading	11
Row	Write	Select column, and start write burst	Writing	11
Active	MRR	Read value from Mode Register	Active MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	9
Deading	Read	Select column, and start new read burst	Reading	10, 11
Reading	Write	Select column, and start write burst	Writing	10, 11, 1
Mritian	Write	Select column, and start new write burst	Writing	10, 11
Writing	Read	Select column, and start read burst	Reading	10, 11, 1
Power On	Reset	Begin Device Auto-Initialization	Resetting	8
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

NOTE ·

1) The table applies when both CKEn-1 and CKEn are HIGH, and after t_{XSR} or t_{XP} has been met if the previous state was Power Down.

2) All states and sequences not shown are illegal or reserved

Current State Definitions:

- Idle: The bank or banks have been precharged, and tRP has been met.

- Active: A row in the bank has been activated, and tRCD has been met. No data bursts / accesses and no register accesses are in progress.

- Reading: A Read burst has been initiated, with Auto Precharge disabled

- Writing: A Write burst has been initiated, with Auto Precharge disabled.

4) The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its current state and Table 4.4, and according to Table 6. - Precharging: starts with the registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.

- Row Activating: starts with registration of an Activate command and ends when tRCD is met. Once tRCD is met, the bank will be in the 'Active' state

- Read with AP Enabled: stars with the registration of the Read command with Auto Precharge enabled and ends when tRP has been met. Once tRP has been met, the bank will be in the idle state.

- Write with AP Enabled: starts with registration of a Write command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state.

 5) The following states must not be interrupted by any executable command; NOP commands must be applied to each positive clock edge during these states.
 Refreshing (Per Bank): starts with registration of a Refresh (Per Bank) command and ends when tRFCpb is met. Once tRFCpb is met, the bank will be in an 'idle' state.
 Refreshing (All Bank): starts with registration of an Refresh (All Bank) command and ends when tRFCpb is met. Once tRFCab is met, the device will be in an 'all banks idle' state

- Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Idle state. - Resetting MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Resetting state

- Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state. - MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.

- Precharging All: starts with the registration of a Precharge-All command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.

- 6) Bank-specific; requires that the bank is idle and no bursts are in progress.
- 7) Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 8) Not bank-specific reset command is achieved through Mode Register Write command.
- 9) This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging. 10) A command other than NOP should not be issued to the same bank while a Read or Write burst with Auto Precharge is enabled.

11) The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled.

12) A Write command may be applied after the completion of the Read burst; burst terminates are not permitted.

13) A Read command may be applied after the completion of the Write burst, burst terminates are not permitted.

14) If a Precharge command is issued to a bank in the Idle state, tRP shall still apply.

[Table 8] Current State Bank n - Command to Bank m

Current State of Bank n	Command for Bank m	Operation	Next State for Bank m	NOTES
Any	NOP	Continue previous operation	Current State of Bank m	
Idle	Any	Any command allowed to Bank m	-	
	Activate	Select and activate row in Bank m	Active	6
	Read	Select column, and start read burst from Bank m	Reading	7
Row Activating, Active, or	Write	Select column, and start write burst to Bank m	Writing	7
Precharging	Precharge	Deactivate row in bank or banks	Precharging	8
	MRR	Read value from Mode Register	Idle MR Reading or Active MR Reading	9,10,12
	Read	Select column, and start read burst from Bank m	Reading	7
Reading	Write	Select column, and start write burst to Bank m	Writing	7,13
(Autoprecharge dis- abled)	Activate	Select and activate row in Bank m	Active	
Precharge		Deactivate row in bank or banks	Precharging	8
	Read	Select column, and start read burst from Bank m	Reading	7,15
Writing	Write	Select column, and start write burst to Bank m	Writing	7
(Autoprecharge dis- abled)	Activate	Select and activate row in Bank m	Active	
,	Precharge	Deactivate row in bank or banks	Precharging	8
	Read	Select column, and start read burst from Bank m	Reading	7,14
Reading with	Write	Select column, and start write burst to Bank m	Writing	7,13,14
Autoprecharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	8
	Read	Select column, and start read burst from Bank m	Reading	7,14,15
Writing with	Write	Select column, and start write burst to Bank m	Writing	7,14
Autoprecharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	8
Power On	Reset	Begin Device Auto-Initialization	Resetting	11,16
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

NOTE ·

1) The table applies when both CKEn-1 and CKEn are HIGH, and after t_{XSR} or t_{XP} has been met if the previous state was Self Refresh or Power Down.

2) All states and sequences not shown are illegal or reserved.

3) Current State Definitions:

- Idle: The bank has been precharged, and tRP has been met.

- Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress.

- Reading: A Read burst has been initiated, with Auto Precharge disabled.

Writing: A Write burst has been initiated, with Auto Precharge disabled

4) Refresh, Self-Refresh, and Mode Register Write commands may only be issued when all bank are idle.

5) The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:
 Idle MR Reading: starts with the registration of a MRR command and ends when t_{MRR} has been met. Once t_{MRR} has been met, the bank will be in the Idle state.

- Resetting MR Reading: starts with the registration of a MRR command and ends when t_{MRR} has been met. Once t_{MRR} has been met, the bank will be in the Resetting state. - Active MR Reading: starts with the registration of a MRR command and ends when t_{MRR} has been met. Once t_{MRR} has been met, the bank will be in the Active state.

- MR Writing: starts with the registration of a MRW command and ends when t_{MRW} has been met. Once t_{MRW} has been met, the bank will be in the Idle state. 6) t_{RRD} must be met between Activate command to Bank n and a subsequent Activate command to Bank m. Additionally, in the case of multiple banks activated, t_{FAW} must be satisfied.

7) Reads or Writes listed in the Command column include Reads and Writes with Auto Precharge enabled and Reads and Writes with Auto Precharge disabled.

8) This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.

9) MRR is allowed during the Row Activating state (Row Activating starts with registration of an Activate command and ends when t_{RCD} is met.)

10) MRR is allowed during the Precharging state. (Precharging starts with registration of a Precharge command and ends when t_{RP} is met.)

 11) Not bank-specific; requires that all banks are idle and no bursts are in progress.
 12) The next state for Bank m depends on the current state of Bank m (Idle, Row Activating, Precharging, or Active). The reader shall note that the state may be in transition when a MRR is issued. Therefore, if Bank m is in the Row Activating state and Precharging, the next state may be Active and Precharge dependent upon t_{RCD} and t_{RP} respectively.

13) A Write command may be applied after the completion of the Read burst, burst terminates are not permitted.

14) Read with auto precharge enabled or a Write with Auto Precharge enabled may be followed by any valid command to other banks provided that the timing restrictions described in the Precharge & Auto Precharge clarification table are followed.

15) A Read command may be applied after the completion of the Write burst, burst terminates are not permitted.

16) Reset command is achieved through Mode Register Write command.

datasheet LPDDR3 SDRAM

7.4 Data mask truth table

Table 9 provides the data mask truth table.

[Table 9] DM truth table

Name (Functional)	DM	DQs	Note
Write enable	L	Valid	1
Write inhibit	Н	X	1

NOTE :

1) Used to mask write data, provided coincident with the corresponding data.

SAMSUNG

8.0 ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

[Table 10] Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Units	Notes
VDD1 supply voltage relative to VSS	VDD1	-0.4	2.3	V	1
VDD2 supply voltage relative to VSS	VDD2	-0.4	1.6	V	1
VDDCA supply voltage relative to VSSCA	VDDCA	-0.4	1.6	V	1,2
VDDQ supply voltage relative to VSSQ	VDDQ	-0.4	1.6	V	1,3
Voltage on any ball relative to VSS	V _{IN} , V _{OUT}	-0.4	1.6	V	
Storage Temperature	T _{STG}	-55	125	°C	4

NOTE :

1) See Power Ramp for relationships between power supplies. 2) V_{REFCA} \leq 0.6 × VDDCA; however, V_{REFCA} may be \geq VDDCA provided that V_{REFCA} \leq 300mV.

3) $V_{REFDQ} \le 0.7 \times VDDQ$; however, V_{REFDQ} may be $\ge VDDQ$ provided that $V_{REFDQ} \le 300$ mV.

4) Storage Temperature is the case surface temperature on the center/top side of LPDDR3 device. For the measurement conditions, please refer to JESD51-2 standard.

9.0 AC & DC OPERATING CONDITIONS

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR3 Device must be powered down and then restarted through the specialized initialization sequence before normal operation can continue.

9.1 Recommended DC Operating Conditions

[Table 11] Recommended DC Operating Conditions

Symbol	DRAM	LPDDR3				
Symbol		Min	Тур	Мах	Unit	
VDD1	Core Power1	1.70	1.80	1.95	V	
VDD2	Core Power2	1.14	1.20	1.3	V	
VDDCA	Input Buffer Power	1.14	1.20	1.3	V	
VDDQ	I/O Buffer Power	1.14	1.20	1.3	V	

NOTE

1) VDD1 uses significantly less current than VDD2.

2) The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 1MHz at the DRAM package ball.

9.2 Input Leakage Current

[Table 12] Input Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage current	۱ _L	-4	4	uA	1,2
V _{Ref} supply leakage current	IVREF	-2	2	uA	3,4

NOTE :

1) For CA, CKE, CS n, CK t, CK c. Any input 0V≤VIN≤VDDCA (All other pins not under test = 0V)

2) Although DM is for input only, the DM leakage shall match the DQ and DQS_t/DQS_c output leakage specification.

3) The minimum limit requirement is for testing purposes. The leakage current on V_{RefCA} and V_{RefDQ} pins should be minimal

4) $V_{REFDQ} = V_{DDQ}/2$ or $V_{REFCA} = V_{DDCA}/2$. (All other pins not under test = 0V)

9.3 Operating Temperature Range

[Table 13] Operating Temperature Range

Parameter/Condition	Symbol	Min	Мах	Unit
Standard	T _{OPER}	-25	85	°C

NOTE :

1) Operating Temperature is the case surface temperature on the center top side of the LPDDR3 device. For the measurement conditions, please refer to JESD51-2 standard. 2) Either the device case temperature rating or the temperature sensor (See "Temperature Sensor" on [Command Definition & Timing Diagram]) may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the T_{OPER} rating that applies for the Standard or Extended Temperature Ranges. For example, T_{CASE} may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.

10.0 AC AND DC INPUT MEASUREMENT LEVELS

10.1 AC and DC Logic Input Levels for Single-Ended Signals

10.1.1 AC and DC Input Levels for Single-Ended CA and CS_n Signals

[Table 14] Single-Ended AC and DC Input Levels for CA and CS_n inputs

Symbol	Symbol Parameter		1866/2133		
Gymbol		Min	Мах	Unit	Notes
V _{IHCA} (AC)	AC input logic high	V _{REF} + 0.135	Note 2	V	1, 2
V _{ILCA} (AC)	AC input logic low	Note 2	V _{REF} - 0.135	V	1, 2
V _{IHCA} (DC)	DC input logic high	V _{REF} + 0.100	VDDCA	V	1
V _{ILCA} (DC)	DC input logic low	VSSCA	V _{REF} - 0.100	V	1
V _{RefCA} (DC)	Reference Voltage for CA and CS_n inputs	0.49 × VDDCA	0.51 × VDDCA	V	3, 4

NOTE :

1) For CA and CS_n input only pins. $V_{Ref} = V_{RefCA}(DC)$.

2) See Overshoot and Undershoot Specifications.

3) The ac peak noise on V_{RefCA} may not allow V_{RefCA} to deviate from $V_{RefCA}(DC)$ by more than +/-1% VDDCA (for reference: approx. +/- 12 mV).

4) For reference: approx. VDDCA/2 +/- 12 mV.

10.2 AC and DC Input Levels for CKE

[Table 15] Single-Ended AC and DC Input Levels for CKE

Symbol	Parameter	Min	Max	Unit	Notes
V _{IHCKE}	CKE Input High Level	0.65 × VDDCA	Note 1	V	1
V _{ILCKE}	CKE Input Low Level	Note 1	0.35 × VDDCA	V	1

NOTE :

1) See Overshoot and Undershoot Specifications.

10.2.1 AC and DC Input Levels for Single-Ended Data Signals

[Table 16] Single-Ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	1866/2133			Notes
	i arameter	Min	Мах	Unit	Notes
V _{IHDQ(AC)}	AC input logic high	V _{REF} + 0.135	Note 2	V	1, 2, 5
V _{ILDQ(AC)}	AC input logic low	Note 2	V _{REF} - 0.135	V	1, 2, 5
V _{IHDQ(DC)}	DC input logic high	V _{REF} + 0.100	VDDQ	V	1
V _{ILDQ(DC)}	DC input logic low	VSSQ	V _{REF} - 0.100	V	1
V _{RefDQ(DC)} (DQ ODT disabled)	Reference Voltage for DQ, DM inputs	0.49 × VDDQ	0.51 × VDDQ	V	3, 4
V _{RefDQ(DC)} (DQ ODT enabled)	Reference Voltage for DQ, DM inputs	V _{ODTR} /2 - 0.01 × VDDQ	V _{ODTR} /2 + 0.01 × VDDQ	V	3,5,6

NOTE :

1) For DQ input only pins. Vref = $V_{RefDQ(DC)}$.

2) See Overshoot and Undershoot Specifications.

3) The ac peak noise on V_{RefDQ} may not allow V_{RefDQ} to deviate from V_{RefDQ}(DC) by more than +/-1% VDDQ (for reference: approx. +/ - 12 mV).

4) For reference : approx. V_{DDQ}/2 +/- 12mV.

5) For reference : approx. V_{ODTR}/2 +/- 12mV.

6) The nominal mode register programmed value for RODT and the nominal controller output impedance RON are used for the calculation of V_{ODTR}. For testing purposes a controller RON value of 50Ω is used.

$$VODTR = \frac{2RON + RTT}{RON + RTT} \times VDDQ$$

Rev. 1.0 datasheet LPDDR3 SDRAM

10.3 Vref Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages V_{RefCA} and V_{RefDQ} are illustrated in Figure 2. It shows a valid reference voltage V_{Ref}(t) as a function of time. (V_{Ref} stands for V_{RefCA} and V_{RefDQ} likewise). VDD stands for VDDCA for V_{RefCA} and VDDQ for V_{RefQD}. V_{Ref}(DC) is the linear average of V_{Ref}(t) over a very long period of time (e.g. 1 sec) and is specified as a fraction of the linear average of VDDQ or VDDCA also over a very long period of time (e.g 1 sec). This average has to meet the min/max requirements in Table 14. Furthermore V_{Ref}(t) may temporarily deviate from V_{Ref}(DC) by no more than +/- 1% VDD. Vref(t) cannot track noise on VDDQ or VDDCA if this would send Vref outside these specifications.



Figure 2. Illustration of $V_{Ref}(DC)$ tolerance and V_{Ref} ac-noise limits

The voltage levels for setup and hold time measurements $V_{IH(AC)}$, $V_{IH(DC)}$, $V_{IL(AC)}$ and $V_{IL(DC)}$ are dependent on V_{Ref} .

"V_{Ref} " shall be understood as V_{Ref(DC)}, as defined in Figure 2.

This clarifies that dc-variations of V_{Ref} affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for V_{Ref(DC)} deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the LPDDR3 setup/hold specification and derating values need to include time and voltage associated with V_{Ref} ac-noise. Timing and voltage effects due to ac-noise on V_{Ref} up to the specified limit (+/-1% of VDD) are included in LPDDR3 timings and their associated deratings.

- 31 -

datasheet LPDDR3 SDRAM

10.4 Input Signal



Figure 3. LPDDR3 Input Signal

NOTE : 1) Numbers reflect nominal values.

2) For CA0-9, CK_t, CK_c, and CS_n, VDD stands for VDDCA. For DQ, DM, DQS_t, and DQS_c, VDD stands for VDDQ. 3) For CA0-9, CK_t, CK_c, and CS_n, VSS stands for VSSCA. For DQ, DM, DQS_t, and DQS_c, VSS stands for VSSQ

10.5 AC and DC Logic Input Levels for Differential Signals

10.5.1 Differential signal definition



Figure 4. Definition of differential ac-swing and "time above ac-level" $t_{\mbox{DVAC}}$

10.5.2 Differential swing requirements for clock (CK_t - CK_c) and strobe (DQS_t - DQS_c)

[Table 17] Differential AC and DC Input Levels

Symbol	Parameter	Value			Notes
Parameter	Min	Мах	– Unit	Notes	
V _{IHdiff (DC)}	Differential input high	2 × (V _{IH(dc)} - Vref)	Note 3	V	1
V _{ILdiff (DC)}	Differential input low	Note 3	2 × (V _{IL(dc)} - Vref)	V	1
V _{IHdiff (AC)}	Differential input high ac	2 × (V _{IH(ac)} - Vref)	Note 3	V	2
V _{ILdiff (AC)}	Differential input low ac	Note 3	2 × (V _{IL(ac)} - Vref)	V	2

NOTE :

1) Used to define a differential signal slew-rate. For CK_t - CK_c use V_{IH/VIL(dc)} of CA and V_{REFCA}; for DQS_t - DQS_c, use V_{IH}/V_{IL(DC)} of DQs and V_{REFDQ}; if a reduced dchigh or dc-low level is used for a signal group, then the reduced level applies also here. 2) For CK_t - CK_c use $V_{IH}/V_{IL(AC)}$ of CA and V_{RefCA} ; for DQS_t - DQS_c, use $V_{IH}/V_{IL(AC)}$ of DQs and V_{RefDQ} ; if a reduced ac-high or ac-low level is used for a signal group,

then the reduced level applies also here.

3) These values are not defined, however the single-ended signals CK_t, CK_c, DQS_t, and DQS_c need to be within the respective limits (V_{IH(DC)} max, V_{IL(DC)} min) for singleended signals as well as the limitations for overshoot and undershoot. Refer to Figure 10 Overshoot and Undershoot Definition.

4) For CK_t and CK_c, Vref = V_{RefCA(DC)}. For DQS_t and DQS_c, Vref = V_{RefDQ(DC)}.

[Table 18] Allowed time before ringback tDVAC for DQS_t/DQS_c

Slew Rate [V/ns]	tDVAC [ps] @ V _{IH/Ldiff(}	_{AC)} = 270mV 1866Mbps	tDVAC [ps] @ V _{IH/Ldiff(} /	_{AC)} = 270mV 2133Mbps
	min	max	min	max
> 8.0	40	-	34	-
8.0	40		34	-
7.0	39		33	-
6.0	_36	-	30	-
5.0	33		27	-
4.0	29	-	23	-
3.0	21	-	15	-
< 3.0	21	-	15	-

[Table 19] Allowed time before ringback tDVAC for CK_t/CK_c

Slew Rate [V/ns]	tDVAC [ps] @ V _{IH/Ldiff}	_{AC)} = 270mV 1866Mbps	tDVAC [ps] @ V _{IH/Ldiff(}	_{iff(AC)} = 270mV 2133Mbps	
	min	max	min	max	
> 8.0	40	-	34	-	
8.0	40	-	34	-	
7.0	39	-	33	-	
6.0	36	-	30	-	
5.0	33	-	27	-	
4.0	29	-	23	-	
3.0	21	-	15	-	
< 3.0	21	-	15	-	

datasheet LPDDR3 SDRAM

10.5.3 Single-ended requirements for differential signals

Each individual component of a differential signal (CK_t, DQS_t, CK_c, or DQS_c) has also to comply with certain requirements for single-ended signals. CK_t and CK_c shall meet V_{SEH}(AC)min / V_{SEL}(AC)max in every half-cycle.

DQS_t, DQS_c shall meet V_{SEH}(AC)min / V_{SEL}(AC)max in every half-cycle preceeding and following a valid transition.

Note that the applicable ac-levels for CA and DQ's are different per speed-bin.



righte s. onigie-ended requirement for unreferrial signals.

Note that while CA and DQ signal requirements are with respect to Vref, the single-ended components of differential signals have a requirement with respect to VDDQ/2 for DQS_t, DQS_c and VDDCA/2 for CK_t, CK_c; this is nominally the same. The transition of single-ended signals through the aclevels is used to measure setup time. For single-ended components of differential signals the requirement to reach $V_{SEL}(AC)max$, $V_{SEH}(AC)min$ has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

The single ended requirements for CK_t, CK_c, DQS_t and DQS_c are found in Table 14 and Table 16 respectively.

Value Symbol Unit Notes Parameter Min Max Single-ended high-level for strobes (VDDQ/2)+0.150 Note 3 V 1, 2 VSEH 1, 2 (AC150) Single-ended high-level for CK t, CK c (VDDCA/2)+0.150 Note 3 V (VDDQ/2)-0.150 V Single-ended low-level for strobes Note 3 1, 2 VSEL (AC150) Note 3 (VDDCA/2)-0.150 V Single-ended low-level for CK t, CK c 1, 2 (VDDQ / 2) + 0.135 V 1,2 Single-ended high-level for strobes Note 3 VSEH (AC135) Single-ended high-level for CK_t, CK_c (VDDCA / 2) + 0.135 Note 3 V 1,2 (VDDQ / 2) - 0.135 V 1,2 VSEL Single-ended low-level for strobes Note 3 (AC135) Single-ended low-level for CK t, CK c Note 3 (VDDCA / 2) - 0.135 V 1.2

[Table 20] Single-ended levels for CK_t, DQS_t, CK_c, DQS_c

NOTE :

V_{IH(AC)}/V_{IL(AC)} for DQs is based on V_{RefDQ}; V_{SEH(AC)}/V_{SEL(AC)} for CA is based on V_{RefCA}; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.

3) These values are not defined, however the single-ended signals CK_t, CK_c, DQS0_t, DQS0_c, DQS1_t, DQS1_c, DQS2_t, DQS2_t, DQS2_t, DQS3_t, DQS3_c need to be within the respective limits (V_{IH(DC)} max, V_{IL(DC)}min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to 11.5 Overshoot and Undershoot Specifications.



¹⁾ For CK_t, CK_c use V_{SEH}/V_{SEL(AC)} of CA; for strobes (DQS0_t, DQS0_c, DQS1_t, DQS1_c, DQS2_t, DQS2_c, DQS3_t, DQS3_c) use V_{IH}/V_{IL(AC)} of DQs.

10.6 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK_t, CK_c and DQS_t, DQS_c) must meet the requirements in Table 20. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid-level between of VDD and VSS.



[Table 21] Cross point voltage for differential input signals (CK, DQS)

Symbol Parameter		Va	lue	Unit	Notes
Symbol	Symbol	Min	Мах	Unit	Notes
V _{IXCA}	Differential Input Cross Point Voltage relative to V _{DDCA} /2 for CK_t, CK_c	-120	120	mV	1,2
V _{IXDQ}	Differential Input Cross Point Voltage relative to V _{DDQ} /2 for DQS_t, DQS_c	-120	120	mV	1,2

NOTE :

1)The typical value of $V_{IX(AC)}$ is expected to be about 0.5 × VDD of the transmitting device, and $V_{IX(AC)}$ is expected to track variations in VDD. $V_{IX(AC)}$ indicates the voltage at which differential input signals must cross.

2) For CK_t and CK_c, Vref = V_{RefCA(DC)}. For DQS_t and DQS_c, Vref = V_{RefDQ(DC)}.


10.7 Slew Rate Definitions for Single-Ended Input Signals

See CA and CS_n Setup, Hold and Derating for single-ended slew rate definitions for address and command signals. See Data Setup, Hold and Slew Rate Derating for single-ended slew rate definitions for data signals.

10.8 Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK_t, CK_c and DQS_t, DQS_c) are defined and measured as shown in Table 22 and Figure 7.

[Table 22] Differential Input Slew Rate Definition

Description	Meas	sured	Defined by
Description	from	to	Denned by
Differential input slew rate for rising edge (CK_t - CK_c and DQS_t - DQS_c).	V _{ILdiffmax}	V _{IHdiffmin}	[V _{IHdiffmin -} V _{ILdiffmax}] / DeltaTRdiff
Differential input slew rate for falling edge (CK_t - CK_c and DQS_t - DQS_c).	V _{IHdiffmin}	V _{ILdiffmax}	[V _{IHdiffmin -} V _{ILdiffmax}] / DeltaTFdiff

NOTE :

1) The differential signal (i.e. CK_t - CK_c and DQS_t - DQS_c) must be linear between these thresholds.



Figure 7. Differential Input Slew Rate Definition for DQS_t, DQS_c and CK_t, CK_c

11.0 AC AND DC OUTPUT MEASUREMENT LEVELS 11.1 Single Ended AC and DC Output Levels

Table 23 shows the output levels used for measurements of single ended signals.

[Table 23] Single-ended AC and DC Output Levels

Symbol	Parameter		Value	Unit	Notes
V _{OH(DC)}	DC output high measurement level (for IV curve linearity)	DC output high measurement level (for IV curve linearity)		V	1
V _{OL(DC)} ODT disabled	DC output low measurement level (for IV curve linearity)	output low measurement level (for IV curve linearity)		V	2
V _{OL(DC)} ODT enabled	DC output low measurement level (for IV curve linearity)	urement level (for IV curve linearity)		V	3
V _{OH(AC)}	AC output high measurement level (for output slew rate)		V _{RefDQ} + 0.12	V	
V _{OL(AC)}	AC output low measurement level (for output slew rate)	low measurement level (for output slew rate)		V	
I _{OZ}	Output Leakage current (DQ, DM, DQS_t, DQS_c)	Min	-10	uA	
102	(DQ, DQS_t, DQS_c are disabled; 0V \leq V_OUT \leq V_DDQ	Max	10	V V uA uA %	
MM _{PUPD}	Delta RON between pull-up and pull-down for DQ/DM	Min	-15	%	
14114P0PD		Max	15	%	

NOTE :

1) I_{OH} = -0.1mA.

2) I_{OL} = 0.1mA.

3) The min value is derived when using RTT, min and RON,max (+/- 30% uncalibrated, +/-15% calibrated).

11.2 Differential AC and DC Output Levels

Table 24 shows the output levels used for measurements of differential signals (DQS_t, DQS_c).

[Table 24] Differential AC and DC Output Levels

Symbol	Parameter	Value	Unit	Notes
V _{OHdiff (AC)}	AC differential output high measurement level (for output SR)	+ 0.20 × V _{DDQ}	V	1
V _{OLdiff (AC)}	AC differential output low measurement level (for output SR)	- 0.20 × V _{DDQ}	V	2

NOTE :

1) I_{OH} = -0.1mA.

2) I_{OL} = 0.1mA.

11.3 Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$ for single ended signals as shown in Table 25 and Figure 8.

[Table 25] Single-ended Output Slew Rate Definition

Description	Meas	sured	Defined by
Description	from	to	Denned By
Single-ended output slew rate for rising edge	V _{OL(AC)}	V _{OH(AC)}	[V _{OH(AC) -} V _{OL(AC)}] / DeltaTRse
Single-ended output slew rate for falling edge	V _{OH(AC)}	V _{OL(AC)}	[V _{OH(AC) -} V _{OL(AC)}] / DeltaTFse

NOTE :

1) Output slew rate is verified by design and characterization, and may not be subject to production test.



Figure 8. Single Ended Output Slew Rate Definition

[Table 26] Output Slew Rate (single-ended)

Proventer	Ormital	v	/alue	Unite
Parameter	Symbol	Min ¹⁾	Max ²⁾	Units
Single-ended Output Slew Rate (R_{ON} = 40 Ω +/- 30%)	SRQse	1.5	4.0	V/ns
Output slew-rate matching Ratio (Pull-up to Pull-down)		0.7	1.4	
Description:	L			
SR: Slew Rate				
Q: Query Output (like in DQ, which stands for Data-in, Que	ry-Output)			
se: Single-ended Signals				
NOTE :				

1) Measured with output reference load.

²⁾ The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.

³⁾ The output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$.

⁴⁾ Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

11.4 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOHdiff(AC) for differential signals as shown in Table 27 and Figure 9.

[Table 27] Differential Output Slew Rate Definition

Description	Meas	sured	Defined by
Description	from		
Differential output slew rate for rising edge	V _{OLdiff (AC)}	V _{OHdiff (AC)}	[V _{OHdiff (AC)} - V _{OLdiff (AC)}] / DeltaTRdiff
Differential output slew rate for falling edge	V _{OHdiff (AC)}	V _{OLdiff (AC)}	$[V_{OHdiff (AC)} - V_{OLdiff (AC)}] / DeltaTFdiff$

NOTE :

1) Output slew rate is verified by design and characterization, and may not be subject to production test.





[Table 28] Differential Output Slew Rate

abol	Min	Мах	- Units
)diff			
	3.0	8.0	V/ns
			1
out)			
	ut)	ut)	ut)

Measured with output reference load.

2) The output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$. 3) Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

11.5 Overshoot and Undershoot Specifications

[Table 29] AC Overshoot/Undershoot Specification

Parameter		1866	2133	Units
Maximum peak amplitude allowed for overshoot area. (See Figure 10)	Max	0.35	0.35	V
Maximum peak amplitude allowed for undershoot area. (See Figure 10)	Max	0.35	0.35	V
Maximum area above VDD. (See Figure 10)	Max	0.10	0.10	V∙ns
Maximum area below VSS. (See Figure 10)	Max	0.10	0.10	V∙ns



NOTE : 1) VDD stands for VDDCA for CA[9:0], CK_t, CK_c, CS_n, and CKE. VDD stands for VDDQ for DQ, DM, ODT, DQS_t, and DQS_c. 2) VSS stands for VSSCA for CA[9:0], CK_t, CK_c, CS_n, and CKE. VSS stands for VSSQ for DQ, DM, ODT, DQS_t, and DQS_c.

3) Absolute maximum requirements apply.

4) Maximum peak amplitude values are referenced from actual VDD and VSS values.

5) Maximum area values are referenced from maximum operating VDD and VSS values.



12.0 OUTPUT BUFFER CHARACTERISTICS 12.1 HSUL 12 Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.



Figure 11. HSUL_12 Driver Output Reference Load for Timing and Slew Rate

NOTE : 1) All output timing parameter values (like t_{DQSCK}, t_{DQSQ}, t_{QHS}, t_{HZ}, t_{RPRE} etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.



13.0 RONPU AND RONPD RESISTOR DEFINITION

 $RONPU = \frac{(VDDQ - Vout)}{ABS(Iout)}$

NOTE :

1)This is under the condition that R_{ONPD} is turned off.

$$RONPD = \frac{Vout}{ABS(Iout)}$$

.....

NOTE :

1) This is under the condition that $R_{\rm ONPU}$ is turned off.



Figure 12. Output Driver: Definition of Voltages and Currents

13.1 RONPU and RONPD Characteristics with ZQ Calibration

Output driver impedance R_{ON} is defined by the value of the external reference resistor R_{ZQ} . Nominal R_{ZQ} is 240 Ω

RON _{NOM}	Resistor	Vout	Min	Nom	Мах	Unit	Notes
34.3Ω	R _{ON34PD}	0.5 × V _{DDQ}	0.85	1.00	1.15	R _{ZQ} /7	1,2,3,4,6
54.522	R _{ON34PU}	0.5 × V _{DDQ}	0.85	1.00	1.15	R _{ZQ} /7	1,2,3,4,6
40.0Ω	R _{ON40PD}	0.5 × V _{DDQ}	0.85	1.00	1.15	R _{ZQ} /6	1,2,3,4,6
40.022	R _{ON40PU}	0.5 × V _{DDQ}	0.85	1.00	1.15	R _{ZQ} /6	1,2,3,4,6
48.0Ω	R _{ON48PD}	0.5 × V _{DDQ}	0.85	1.00	1.15	R _{ZQ} /5	1,2,3,4,6
40.022	R _{ON48PU}	0.5 × V _{DDQ}	0.85	1.00	1.15	R _{ZQ} /5	1,2,3,4,6
Mismatch between pull-up and pull-down	MM _{PUPD}		-15.00		+15.00	%	1,2,3,4,5,6

[Table 30] Output Driver DC Electrical Characteristics with ZQ Calibration

NOTE :

1) Across entire operating temperature range, after calibration. 2) RZQ = 240Ω .

3) The tolerance limits are specified after calibration with fixed voltage and temperature. For behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.

4) Pull-down and pull-up output driver impedances are recommended to be calibrated at 0.5 x V_{DDQ} .

5) Measurement definition for mismatch between pull-up and pull-down, MMPUPD: Measure RONPU and RONPD, both at 0.5 x VDDQ:

$$MMPUPD = \frac{RONPU - RONPD}{RONNOM} \times 100$$

For example, with MMPUPD(max) = 15% and RONPD = 0.85, RONPU must be less than 1.0 6) Output driver strength measured without ODT.

13.2 Output Driver Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the Tables shown below.

[Table 31] Output Driver Sensitivity Definition

Resistor	Vout	Min	Max	Unit	Notes
R _{ONPD}			$115 \pm (dPONdT \times 1ATI) \pm (dPONdV(\times 1A)/I)$		
R _{ONPU}	0.5 × VDDQ	85 - (dRONdT × ∆T) - (dRONdV × ∆V)	$115 + (dRONdT \times \Delta T) + (dRONdV \times \Delta V)$	%	1,2
R _{TT}		85 - ($dRTTdT \times \Delta T $) - ($dRTTdV \times \Delta V $)	115 + $(dRTTdT \times \Delta T)$ + $(dRTTdV \times \Delta V)$		

NOTE :

1) ΔT = T-T (@ calibration), ΔV = V - V (@ calibration)

2) dRONdT, dRONdV, dRTTdV, and dRTTdT are not subject to production test but are verified by design and characterization.

[Table 32] Output Driver Temperature and Voltage Sensitivity

Symbol	Parameter	Min	Мах	Unit
dR _{ON} dT	R _{ON} Temperature Sensitivity	0.00	0.75	% / C
dR _{ON} dV	R _{ON} Voltage Sensitivity	0.00	0.20	% / mV
dR _{TT} dT	R _{TT} Temperature Sensitivity	0.00	0.75	% / C
dR _{TT} dV	R _{TT} Voltage Sensitivity	0.00	0.20	% / mV

13.3 RONPU and RONPD Characteristics without ZQ Calibration

Output driver impedance R_{ON} is defined by design and characterization as default setting.

RON _{NOM}	Resistor	Vout	Min	Nom	Мах	Unit	Notes
24.20	R _{ON34PD}	0.5 × VDDQ	24	34.3	44.6	Ω	1
<u>34.3Ω</u>	R _{ON34PU}	0.5 × VDDQ	24	34.3	44.6	Ω	1
40.00	R _{ON40PD}	0.5 × VDDQ	28	40	52	Ω	1
40.0Ω	R _{ON40PU}	0.5 × VDDQ	28	40	52	Ω	1
40.00	R _{ON48PD}	0.5 × VDDQ	33.6	48	62.4	Ω	1
48.0Ω	R _{ON48PU}	0.5 × VDDQ	33.6	48	62.4	Ω	1
60 .00	R _{ON60PD}	0.5 × VDDQ	42	60	78	Ω	1
60.0Ω	R _{ON60PU}	0.5 × VDDQ	42	60	78	Ω	1
80.0Ω	R _{ON80PD}	0.5 × VDDQ	56	80	104	Ω	1
00.002	R _{ON80PU}	0.5 × VDDQ	56	80	104	Ω	1

[Table 33] Output Driver DC Electrical Characteristics without ZQ Calibration

NOTE:

1) Across entire operating temperature range, without calibration.





13.4 RZQ I-V Curve

[Table 34] RZQ I-V Curve

		RON = 240Ω (R _{ZQ})							
		Pull-Down				Pull-Up			
Valta va D/J		Current [mA] /	R _{ON} [Ohms]			Current [mA] /	R _{ON} [Ohms]		
Voltage[V]	default value	after ZQReset	with Ca	libration	default value	after ZQReset	with Ca	libration	
	Min	Мах	Min	Max	Min	Max	Min	Max	
	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	
0.00	0.00	0.00	n/a	n/a	0.00	0.00	n/a	n/a	
0.05	0.17	0.35	n/a	n/a	-0.17	-0.35	n/a	n/a	
0.10	0.34	0.70	n/a	n/a	-0.34	-0.70	n/a	n/a	
0.15	0.50	1.03	n/a	n/a	-0.50	-1.03	n/a	n/a	
0.20	0.67	1.39	n/a	n/a	-0.67	-1.39	n/a	n/a	
0.25	0.83	1.73	n/a	n/a	-0.83	-1.73	n/a	n/a	
0.30	0.97	2.05	n/a	n/a	-0.97	-2.05	n/a	n/a	
0.35	1.13	2.39	n/a	n/a	-1.13	-2.39	n/a	n/a	
0.40	1.26	2.71	n/a	n/a	-1.26	-2.71	n/a	n/a	
0.45	1.39	3.01	n/a	n/a	-1.39	-3.01	n/a	n/a	
0.50	1.51	3.32	n/a	n/a	-1.51	-3.32	n/a	n/a	
0.55	1.63	3.63	n/a	n/a	-1.63	-3.63	n/a	n/a	
0.60	1.73	3.93	2.17	2.94	-1.73	-3.93	-2.17	-2.94	
0.65	1.82	4.21	n/a	n/a	-1.82	-4.21	n/a	n/a	
0.70	1.90	4.49	n/a	n/a	-1.90	-4.49	n/a	n/a	
0.75	1.97	4.74	n/a	n/a	-1.97	-4.74	n/a	n/a	
0.80	2.03	4.99	n/a	n/a	-2.03	-4.99	n/a	n/a	
0.85	2.07	5.21	n/a	n/a	-2.07	-5.21	n/a	n/a	
0.90	2.11	5.41	n/a	n/a	-2.11	-5.41	n/a	n/a	
0.95	2.13	5.59	n/a	n/a	-2.13	-5.59	n/a	n/a	
1.00	2.17	5.72	n/a	n/a	-2.17	-5.72	n/a	n/a	
1.05	2.19	5.84	n/a	n/a	-2.19	-5.84	n/a	n/a	
1.10	2.21	5.95	n/a	n/a	-2.21	-5.95	n/a	n/a	
1.15	2.23	6.03	n/a	n/a	-2.23	-6.03	n/a	n/a	
1.20	2.25	6.11	n/a	n/a	-2.25	-6.11	n/a	n/a	









13.5 ODT Levels and I-V Characteristics

On-Die Termination effective resistance, RTT, is defined by mode register MR11[1:0]. ODT is applied to the DQ, DM, and DQS_t/DQS_c pins. A functional representation of the on-die termination is shown in the figure below. RTT is defined by the following formula: RTTPU = (VDDQ - VOut) / | IOut |



[Table 35] ODT DC Electrical Characteristics, assuming RZQ = 240 ohm after proper ZQ calibration

R _{TT} (ohm)	V _{OUT} (V)	l _{out}		
		Min (mA)	Max (mA)	
RZQ/1	0.6	-2.17	-2.94	
RZQ/2	0.6	-4.34	-5.88	
RZQ/4	0.6	-8.68	-11.76	

14.0 INPUT/OUTPUT CAPACITANCE

[Table 36] Input/output capacitance

Parameter	Symbol		Value	Units	Notes
	0.01/	Min	2.76	pF	1,2
nput capacitance, CK_t and CK_c	CCK	Max	3.88	pF	1,2
	05.014	Min	-0.15	pF	1,2,3
nput capacitance delta, CK_t and CK_c	CDCK	Max	0.15	pF	1,2,3
	014	Min	2.56	pF	1,2,4
Cin, all other input-only pins except CS_n and CKE	CI1	Max	4.22	pF	1,2,4
	CID	Min	1.77	pF	1,2,4
Cin, CS0_n / CS1_n and CKE0 / CKE1	Cl2	Max	2.76	pF	1,2,4
Cdelta, all other input-only pins	0014	Min	-0.4	pF	1,2,5
except CS_n and CKE	CDI1	Max	0.4	pF	1,2,5
	CDI2	Min	0.1	pF	1,2,5,10
Cdelta, CS0_n / CS1_n and CKE0 / CKE1	CDI2	Max	0.2	pF	1,2,5,10
nut/output conscitence, DO, DM, DOC, & DOC, a	010	Min	2.59	pF	1,2,6,7
nput/output capacitance, DQ, DM, DQS_t, DQS_c	CIO	Max	5.15	pF	1,2,6,7
	00000	Min	-0.2	pF	1,2,7,8
nput/output capacitance delta, DQS_t, DQS_c	CDDQS	Max	0.2	pF	1,2,7,8
pout/output consolitones dolta DO DM	CDIO	Min	-0.5	pF	1,2,7,9
nput/output capacitance delta, DQ, DM	CDIO	Max	0.5	pF	1,2,7,9
	070	Min	3.6	pF	1,2
nput/output capacitance ZQ Pin	CZQ	Max	5.2 V _{DDCA} = 1.14~1.3V; ^v	pF	1,2

NOTE :

 This parameter applies to both die and package.
 This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring 2) This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to Jer input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSCA, VSSQ applied and all other pins floating. 3) Absolute value of $C_{CK_1} - C_{CK_c}$. 4) Cl applies to CS_n, CKE, CA0-CA9, ODT. 5) $C_{DI} = C_1 - 0.5 \times (C_{CK_1} - C_{CK_c})$ 6) DM loading matches DQ and DQS. 7) MR3 I/O configuration DS OP3-OP0 = 0001_B (34.3 Ω typical)

8) Absolute value of C_{DQS_t} and C_{DQS_c} . 9) $C_{DIO} = C_{IO} - 0.5 \times (C_{DQS_t} + C_{DQS_c})$ in byte-lane. 10) $C_{DI2} = C_{I2} - 0.25 \times (C_{CK_t} + C_{CK_c})$

15.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS 15.1 IDD Measurement Conditions

The following definitions are used within the IDD measurement tables unless stated otherwise:

$$\label{eq:low:low} \begin{split} & \mathsf{LOW:} \ V_{IN} \leq V_{IL}(DC) \ \mathsf{MAX} \\ & \mathsf{HIGH:} \ V_{IN} \geq V_{IH}(DC) \ \mathsf{MIN} \\ & \mathsf{STABLE:} \ \mathsf{Inputs} \ \mathsf{are stable} \ \mathsf{at a HIGH or \ LOW \ level} \end{split}$$

SWITCHING: See Table 37 and Table 38.

[Table 37] Definition of Switching for CA Input Signals

				Switching for	CA			
	CK_t (RISING) / CK_c (FALLING)	CK_t (FALLING) / CK_c (RISING)						
Cycle		N	N	+1	N	l+2	N	l+3
CS_n	Н	IGH	н	GH	Н	IGH	Н	IGH
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA6	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA7	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA8	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA9	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH

NOTE :

1) CS_n must always be driven HIGH.

2) 50 $\overline{8}$ of CA bus is changing between HIGH and LOW once per clock for the CA bus.

3) The above pattern (N, N+1, N+2, N+3...) is used continuously during IDD measurement for IDD values that require switching on the CA bus.

[Table 38] Definition of Switching for IDD4R

Clock	СКЕ	CS_n	Clock Cycle Number	Command	CA[0:2]	CA[3:9]	All DQ
Rising	н	L	Ν	Read_Rising	HLH	LHLHLHL	L
Falling	н	L	Ν	Read_Falling	LLL	LLLLLL	L
Rising	Н	н	N + 1	NOP	LLL	LLLLLL	Н
Falling	н	н	N + 1	NOP	LLL	LLLLLL	L
Rising	н	н	N + 2	NOP	LLL	LLLLLL	Н
Falling	н	н	N + 2	NOP	LLL	LLLLLL	Н
Rising	н	н	N + 3	NOP	LLL	LLLLLL	Н
Falling	н	Н	N + 3	NOP	HLH	HLHLLHL	L
Rising	н	L	N + 4	Read_Rising	HLH	HLHLLHL	Н
Falling	н	L	N + 4	Read_Falling	LHH	нннннн	Н
Rising	Н	Н	N + 5	NOP	ННН	нннннн	Н
Falling	Н	Н	N + 5	NOP	ННН	нннннн	L
Rising	н	н	N + 6	NOP	ННН	нннннн	L
Falling	н	н	N + 6	NOP	ННН	нннннн	L
Rising	н	н	N + 7	NOP	ННН	нннннн	Н
Falling	н	Н	N + 7	NOP	HLH	LHLHLHL	L

NOTE :

1) Data strobe (DQS) is changing between HIGH and LOW every clock cycle.

2) The above pattern (N, N+1...) is used continuously during IDD measurement for IDD4R.

[Table 39] Definition of Switching for IDD4W

Clock	CKE	CS_n	Clock Cycle Number	Command	CA[0:2]	CA[3:9]	All DQ
Rising	н	L	Ν	Write_Rising	HLL	LHLHLHL	L
Falling	н	L	N	Write_Falling	LLL	LLLLLL	L
Rising	н	Н	N + 1	NOP	LLL	LLLLLL	Н
Falling	н	Н	N + 1	NOP	LLL	LLLLLL	L
Rising	н	н	N + 2	NOP	LLL	LLLLLL	Н
Falling	н	н	N + 2	NOP	LLL	LLLLLL	Н
Rising	н	Н	N + 3	NOP	LLL	LLLLLL	Н
Falling	н	Н	N + 3	NOP	HLL	HLHLLHL	L
Rising	н	L	N + 4	Write_Rising	HLL	HLHLLHL	Н
Falling	н	L	N + 4	Write_Falling	LHH	нннннн	Н
Rising	н	Н	N + 5	NOP	ННН	нннннн	Н
Falling	н	Н	N + 5	NOP	ННН	нннннн	L
Rising	н	Н	N + 6	NOP	ННН	нннннн	L
Falling	н	Н	N + 6	NOP	ННН	нннннн	L
Rising	н	Н	N + 7	NOP	ННН	нннннн	Н
Falling	н	Н	N + 7	NOP	HLL	LHLHLHL	L

NOTE :

Data strobe (DQS) is changing between HIGH and LOW every clock cycle.
 Data masking (DM) must always be driven LOW.
 The above pattern (N, N+1...) is used continuously during IDD measurement for IDD4W.

15.2 IDD Specifications

IDD values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of IDD6ET which is for the entire extended temperature range.

[Table 40] LPDDR3 IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Notes
Operating one bank active-precharge current:	I _{DD01}	V _{DD1}	
$t_{CK} = t_{CKmin}; t_{RC} = t_{RCmin};$	I _{DD02}	V _{DD2} , V _{DDCA}	
CKE is HIGH;	·DD02	· DD2, · DDCA	
CS_n is HIGH between valid commands;			
CA bus inputs are switching; Data bus inputs are stable	I _{DD0,in}	V _{DDQ}	3
Data bus inputs are stable	,		
dle power-down standby current:	I _{DD2P1}	V _{DD1}	
: _{CK} = t _{CKmin} ; CKE is LOW:	I _{DD2P2}	V _{DD2} , V _{DDCA}	
CS_n is HIGH;			
All banks are idle:			
CA bus inputs are switching;	I _{DD2P,in}	N	3
Data bus inputs are stable	0021,	V _{DDQ}	
ODT disabled			
dle power-down standby current with clock stop:	I _{DD2PS1}	V _{DD1}	
CK_t =LOW, CK_c =HIGH;	_		
CKE is LOW;	I _{DD2PS2}	V _{DD2} , V _{DDCA}	
CS_n is HIGH;			
All banks are idle;			
CA bus inputs are stable; Data bus inputs are stable	I _{DD2PS,in}	V _{DDQ}	3
ODT disabled			
dle non power-down standby current:	I _{DD2N1}	V _{DD1}	
: _{CK} = t _{CKmin} ; CKE is HIGH;	I _{DD2N2}	V _{DD2} , V _{DDCA}	
CS_n is HIGH;			
All banks are idle;			
CA bus inputs are switching;	I _{DD2N,in}	V _{DDQ}	3
Data bus inputs are stable	DD2N,III	bbq	
ODT disabled			
dle non power-down standby current with clock stopped:	I _{DD2NS1}	V _{DD1}	
CK_t=LOW; CK_c=HIGH;			
CKE is HIGH;	DD2NS2	V _{DD2} , V _{DDCA}	
CS_n is HIGH;			
All banks are idle;			
CA bus inputs are stable;	I _{DD2NS,in}	V _{DDQ}	3
Data bus inputs are stable DDT disabled			
Active power-down standby current:	I _{DD3P1}	V _{DD1}	
_{CK} = t _{CKmin} ; CKE is LOW;	I _{DD3P2}	V _{DD2} , V _{DDCA}	
CS_n is HIGH;			
Dne bank is active;			
CA bus inputs are switching;	I _{DD3P,in}	V _{DDQ}	3
Data bus inputs are stable	DD01,1	DDQ	
DDT disabled			
Active power-down standby current with clock stop:	I _{DD3PS1}	V _{DD1}	
CK_t=LOW, CK_c=HIGH;			
CKE is LOW;	DD3PS2	V _{DD2} , V _{DDCA}	
CS_n is HIGH;			
Dne bank is active;			
CA bus inputs are stable;	I _{DD3PS,in}	V _{DDQ}	4
Data bus inputs are stable			
ODT disabled			

datasheet LPDDR3 SDRAM

[Table 40] LPDDR3 IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Notes
Active non-power-down standby current:	I _{DD3N1}	V _{DD1}	
t _{CK} = t _{CKmin} ; CKE is HIGH;	I _{DD3N2}	V _{DD2} , V _{DDCA}	
CKE is HIGH, CS_n is HIGH; One bank is active; CA bus inputs are switching; Data bus inputs are stable ODT disabled	I _{DD3N,in}	V _{DDQ}	4
Active non-power-down standby current with clock stopped:	I _{DD3NS1}	V _{DD1}	
CK_t=LOW, CK_c=HIGH;	I _{DD3NS2}	V _{DD2} , V _{DDCA}	
CKE is HIGH; CS_n is HIGH; One bank is active; CA bus inputs are stable; Data bus inputs are stable ODT disabled	I _{DD3NS,in}	V _{DDQ}	4
Operating burst READ current:	I _{DD4R1}	V _{DD1}	
t _{CK} = t _{CKmin} ;	I _{DD4R2}	V _{DD2} , V _{DDCA}	
CS_n is HIGH between valid commands; One bank is active; BL = 8; RL = RL(MIN); CA bus inputs are switching; 50% data change each burst transfer ODT disabled	I _{DD4RQ}	V _{DDQ}	5
Operating burst WRITE current:	I _{DD4W1}	V _{DD1}	
t _{CK} = t _{CKmin} ; CS_n is HIGH between valid commands;	I _{DD4W2}	V _{DD2} , V _{DDCA}	
One bank is active; BL = 8; WL = WLmin; CA bus inputs are switching; 50% data change each burst transfer ODT disabled	I _{DD4W,in}	VDDQ	4
All-bank REFRESH Burst current:	I _{DD51}	V _{DD1}	
$t_{CK} = t_{CKmin};$	I _{DD52}	V _{DD2} , V _{DDCA}	
$\label{eq:cke} \begin{array}{l} CKE \text{ is HIGH between valid commands;} \\ t_{RC} = t_{RFCabmin}; \\ Burst refresh; \\ CA \text{ bus inputs are switching;} \\ Data bus inputs are stable; \\ ODT disabled \end{array}$	I _{DD5,in}	V _{DDQ}	4
All-bank REFRESH Average current:	I _{DD5AB1}	V _{DD1}	
$t_{CK} = t_{CKmin}$; CKE is HIGH between valid commands;	I _{DD5AB2}	V _{DD2} , V _{DDCA}	
$t_{RC} = t_{REFi}$; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	I _{DD5AB,in}	V _{DDQ}	4
Per-bank REFRESH Average current:	I _{DD5PB1}	V _{DD1}	
t _{CK} = t _{CKmin} ;	I _{DD5PB2}	V _{DD2} , V _{DDCA}	
CKE is HIGH between valid commands; $t_{RC} = t_{REFI}/8$; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	I _{DD5PB,in}	V _{DDQ}	4
Self refresh current (-25°C to +85°C):	I _{DD61}	V _{DD1}	6,7,8,10
CK_t=LOW, CK_c=HIGH; CKE is LOW;	I _{DD62}	V _{DD2} , V _{DDCA}	6,7,8,10
CA bus inputs are stable; Data bus inputs are stable; Maximum 1x Self-Refresh Rate; ODT disabled	I _{DD6,in}	V _{DDQ}	4,6,7,8,10

NOTE :

1) Published IDD values are the maximum of the distribution of the arithmetic mean.

- 2) ODT disabled: MR11[2:0] = 000_B.
- 3) IDD current specifications are tested after the device is properly initialized.

- b) Description of the device of the device of property initialized.
 c) Measured currents are the summation of V_{DD2} and V_{DDCA}.
 c) Guaranteed by design with output load = 5pF and RON = 40 ohm.
 c) The 1× Self Refresh Rate is the rate at which the LPDDR3 device is refreshed internally during Self-Refresh, before going into the elevated Temperature range.
- 7) This is the general definition that applies to full-array Self Refresh.
- 8) Supplier datasheets may contain additional Self Refresh IDD values for temperature subranges within the Standard or elevated Temperature Ranges.
- 9) For all IDD measurements, V_{IHCKE} = 0.8 × V_{DDCA}, V_{ILCKE} = 0.2 × V_{DDCA}.
 10) IDD6 85°C is guaranteed, IDD6 25°C is typical of the distribution of the arithmetic mean.

15.3 IDD Spec Table

[Table 41] IDD Specification for 16Gb DDP LPDDR3

Symbol		Power Supply	16Gb DDP 512M x32 2133Mbps	Units
	IDD0 ₁	VDD1	8	mA
IDD0	IDD01	VDD1 VDD2, VDDCA	48.3	
IDD0	IDD02	VDD2, VDDCA VDDQ	0.4	mA mA
	IDD2P ₁	VDDQ VDD1	2	mA
IDD2P	IDD2P ₂	VDD2, VDDCA	5	mA
IDD2F	IDD2P _{IN}	VDD2, VDDCA VDDQ	0.4	mA
	IDD2PS ₁	VDDQ VDD1	2	mA
IDD2PS	IDD2PS ₂	VDD2, VDDCA	5	mA
10021 3	IDD2PS _{IN}	VDD2, VDDCA VDDQ	0.4	mA
	IDD2N ₁	VDDQ VDD1	2.2	mA
IDD2N	IDD2N ₂	VDD2, VDDCA	17.3	mA
IDDZIN	IDD2N _{IN}	VDD2, VDDCA VDDQ	0.4	mA
	IDD2NS ₁	VDDQ VDD1	2.2	mA
IDD2NS	IDD2NS ₂	VDD2, VDDCA	16.3	mA
IDD2N3	IDD2NS _{IN}	VDD2, VDDCA	0.4	mA
	IDD3P1	VDDQ VDD1	3	mA
IDD3P	IDD3P2	VDD2, VDDCA	9.5	mA
	IDD3P _{IN}	VDD2, VDDCA VDDQ	0.4	mA
	IDD3PS ₁	VDDQ VDD1	3	mA
IDD3PS	IDD3PS ₂	VDD2, VDDCA	9.5	mA
IDD3F3	IDD3PS _{IN}	VDD2, VDDCA VDDQ	0.4	mA
	IDD3N ₁	VDDQ VDD1	3	mA
IDD3N	IDD3N ₂	VDD2, VDDCA	21.3	mA
IDDSN	IDD3N _{IN}	VDDQ	0.4	mA
	IDD3NS ₁	VDDQ VDD1	3	mA
IDD3NS	IDD3NS ₂	VDD2, VDDCA	20.3	mA
	IDD3NS _{IN}	VDDQ	0.4	mA
	IDD4R ₁	VDD1	8	mA
IDD4R	IDD4R ₂	VDD2, VDDCA	236.5	mA
	IDD4R _Q	VDDQ	290.2	mA
	IDD4W ₁	VDD1	3.2	mA
IDD4W	IDD4W ₂	VDD2, VDDCA	150.5	mA
-	IDD4W _{IN}	VDDQ	49.7	mA
	IDD5 ₁	VDD1	41.4	mA
IDD5	IDD5 ₂	VDD2, VDDCA	163.3	mA
-	IDD5 _{IN}	VDDQ	0.4	mA
	IDD5AB ₁	VDD1	4.1	mA
IDD5AB	IDD5AB ₂	VDD2, VDDCA	25.3	mA
-	IDD5AB _{IN}	VDDQ	0.4	mA

datasheet LPDDR3 SDRAM

[Table 41] IDD Specification for 16Gb DDP LPDDR3

Symbol			Power Supply	16Gb DDP 512M x32 2133Mbps	Units	
	IDD5P	B ₁	VDD1	4.1	mA	
IDD5PB	IDD5P	B ₂	VDD2, VDDCA	25.3	mA	
	IDD5PE	3 _{IN}	VDDQ	0.4	mA	
	IDD6 ₁	25°C	VDD1 VDD2, VDDCA	0.6	mA	
	10001	85°C		9	IIIA	
IDD6	IDD62	25°C		1.52	mA	
	10002	85°C		29.2	IIIA	
	IDD6 _{IN}	25°C	VDDQ	0.04	mA	
	IDD6 _{IN} 85°C			0.4	ША	

NOTE : 1) See Table 40 for notes.

[Table 42] IDD6 Partial Array Self-Refresh Current

	Parameter		16G	Unit	
	rarameter		25°C	85°C	
		VDD1	0.6	9	
	Full Array	VDD2,VDDCA	1.52	29.2	mA
		VDDQ	0.04	0.4	
		VDD1	0.5	5.8	
	1/2 Array	VDD2,VDDCA	1.04	18.8	mA
IDD6 Partial Array		VDDQ	0.04	0.4	
Self-Refresh Current		VDD1	0.44	4.2	
	1/4 Array	VDD2,VDDCA	0.86	13.6	mA
		VDDQ	0.04	0.4	
		VDD1	0.4	3.4	
	1/8 Array	VDD2,VDDCA	0.7	11	mA
		VDDQ	0.04	0.4	

NOTE :

1) PASR(Partial Array Self-Refresh) function will be supported upon request. Please contact Samsung for more information.

16.0 ELECTRICAL CHARACTERISTICS AND AC TIMING

16.1 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR3 device.

16.1.1 Definition for tCK(avg) and nCK

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(avg) = \left(\sum_{j=1}^{N} tCK_{j}\right)/N$$

where $N = 200$

Unit 'tCK(avg)' represents the actual clock average tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.

tCK(avg) may change by up to +/-1% within a 100 clock cycle window, provided that all jitter and timing specs are met.

16.1.2 Definition for tCK(abs)

 $t_{CK}(abs)$ is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge. $t_{CK}(abs)$ is not subject to production test.

16.1.3 Definition for tCH(avg) and tCL(avg)

 $t_{CH}(avg)$ is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$tCH(avg) = \left(\sum_{j=1}^{N} tCH_{j}\right) / (N \times tCK(avg))$$

where $N = 200$

t_{CL}(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(avg) = \left(\sum_{j=1}^{N} tCL_{j}\right) / (N \times tCK(avg))$$

where $N = 200$

16.1.4 Definition for tJIT(per)

 $t_{J|T}(per)$ is the single period jitter defined as the largest deviation of any signal tCK from tCK(avg).

t_{JIT}(per) = Min/max of {tCK_i - tCK(avg) where i = 1 to 200}.

 $t_{\text{JIT}}(\text{per})_{\text{act}}$ is the actual clock jitter for a given system.

 $t_{\mathsf{JIT}}(\mathsf{per}),_{\mathsf{allowed}}$ is the specified allowed clock period jitter.

 $\mathbf{t}_{\mathsf{JIT}}(\mathsf{per})$ is not subject to production test.

16.1.5 Definition for tJIT(cc)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles.

 $\mathbf{t}_{J|T}(cc) = Max \text{ of } |\{tCK(i + 1) - tCK(i)\}|.$

 $t_{\text{JIT}}(\text{cc})$ defines the cycle to cycle jitter.

 $\mathbf{t}_{\mathsf{JIT}}(\mathsf{cc})$ is not subject to production test.

16.1.6 Definition for tERR(nper)

 t_{ERR} (nper) is defined as the cumulative error across n multiple consecutive cycles from tCK(avg).

 $\mathbf{t}_{\mathsf{ERR}}(\mathsf{nper})_{\mathsf{act}}$ is the actual clock jitter over n cycles for a given system.

 $t_{\text{ERR}}(\text{nper})_{\text{allowed}}$ is the specified allowed clock period jitter over n cycles.

 $\ensuremath{t_{\text{ERR}}}\xspace(\ensuremath{\text{nper}}\xspace)$ is not subject to production test.

$$tERR(nper) = \left(\sum_{j=i}^{i+n-1} tCK_{j}\right) - n \times tCK(avg)$$

 t_{ERR} (nper),min can be calculated by the formula shown below:

$$tERR(nper), min = (1 + 0.68LN(n)) \times tJIT(per), min$$

 $\ensuremath{t_{\text{ERR}}}\xspace(\ensuremath{\text{nper}}\xspace),\ensuremath{\text{max}}\xspace$ can be calculated by the formula shown below

 $tERR(nper), max = (1 + 0.68LN(n)) \times tJIT(per), max$

Using these equations, t_{ERR} (nper) tables can be generated for each t_{JIT} (per),act value.

16.1.7 Definition for duty cycle jitter tJIT(duty)

 $t_{\text{JIT}}(\text{duty})$ is defined with absolute and average specification of tCH / tCL.

 $tJIT(duty), min = MIN((tCH(abs), min - tCH(avg), min), (tCL(abs), min - tCL(avg), min)) \times tCK(avg)$

 $tJIT(duty), max = MAX((tCH(abs), max - tCH(avg), max), (tCL(abs), max - tCL(avg), max)) \times tCK(avg)$

16.1.8 Definition for tCK(abs), tCH(abs) and tCL(abs)

These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times.

[Table 43]	Definition for tCK(abs), tCH(abs), and tCL(abs)

Parameter	Symbol	Min	Unit
Absolute Clock Period	t _{CK(abs)}	tCK(avg),min + tJIT(per),min	ps
Absolute Clock HIGH Pulse Width	t _{CH(abs)}	tCH(avg),min + tJIT(duty),min / tCK(avg)min	t _{CK(avg)}
Absolute Clock LOW Pulse Width	t _{CL(abs)}	tCL(avg),min + tJIT(duty),min / tCK(avg)min	t _{CK(avg)}

NOTE :

1) tCK(avg),min is expressed is ps for this table.

2) tJIT(duty),min is a negative value.

LPDDR3 SDRAM

16.2 Period Clock Jitter

LPDDR3 devices can tolerate some clock period jitter without core timing parameter de-rating. This section describes device timing requirements in the presence of clock period jitter (tJIT(per)) in excess of the values found in Table 46 and how to determine cycle time de-rating and clock cycle de-rating.

16.2.1 Clock period jitter effects on core timing parameters

(tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC, tRAS, tRRD, tFAW)

Core timing parameters extend across multiple clock cycles. Period clock jitter will impact these parameters when measured in numbers of clock cycles. When the device is operated with clock jitter within the specification limits, the LPDDR3 device is characterized and verified to support tnPARAM = RU{tPARAM / tCK(avg)}.

When the device is operated with clock jitter outside specification limits, the number of clocks or tCK(avg) may need to be increased based on the values for each core timing parameter.

16.2.1.1 Cycle time de-rating for core timing parameters

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),atl) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the amount of cycle time de-rating (in ns) required if the equation results in a positive value for a core timing parameter.

$$CycleTimeDerating = MAX \left\{ \left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tnPARAM} - tCK(avg) \right), 0 \right\}$$

A cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time de-ratings determined for each individual core timing parameter.

16.2.1.2 Clock Cycle de-rating for core timing parameters

For a given number of clocks (tnPARAM) for each core timing parameter, clock cycle de-rating should be specified with amount of period jitter (tJIT(per)). For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter.

$$ClockCycleDerating = RU\left\{\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tCK(avg)}\right\} - tnPARAM$$

A clock cycle de-rating analysis should be conducted for each core timing parameter.

16.2.2 Clock jitter effects on Command/Address timing parameters

 $(t_{\text{ISCA}}, t_{\text{IHCA}}, t_{\text{ISCS}}, t_{\text{IHCS}}, t_{\text{ISCKE}}, t_{\text{IHCKE}}, t_{\text{ISb}}, t_{\text{IHb}}, t_{\text{ISCKEb}}, t_{\text{IHCKEb}})$

These parameters are measured from a command/address signal (CKE, CS_n, CA0 - CA9) transition edge to its respective clock signal (CK_t/CK_c) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per)), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.

LPDDR3 SDRAM

16.2.3 Clock jitter effects on Read timing parameters

16.2.3.1 tRPRE

When the device is operated with input clock jitter, tRPRE needs to be de-rated by the actual period jitter (tJIT(per),act,max) of the input clock in excess of the allowed period jitter (tJIT(per),allowed,max). Output de-ratings are relative to the input clock.

$$tRPRE(min, derated) = 0.9 - \left(\frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}\right)$$

For example,

if the measured jitter into a LPDDR3-1600 device has tCK(avg) = 1250 ps, tJIT(per),act,min = -92 ps and tJIT(per),act,max= + 134 ps, then tRPRE,min,derated = 0.9 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 0.9 - (134 - 100)/1250 = .8728 tCK(avg)

16.2.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal (DMn, DQm.: n=0,1,2,3. m=0 –31) transition and will be met with respect to that clock edge. Therefore, they are not affected by the amount of clock jitter applied (i.e. tJIT(per).

16.2.3.3 tQSH, tQSL

These parameters are affected by duty cycle jitter which is represented by tCH(abs)min and tCL(abs)min.

These parameters determine absolute Data-Valid window(DVW) at the LPDDR3 device pin.

Absolute min DVW @LPDDR3 device pin =

min { (tQSH(abs)min - tDQSQmax), (tQSL(abs)min - tDQSQmax) }

This minimum DVW shall be met at the target frequency regardless of clock jitter.

16.2.3.4 tRPST

tRPST is affected by duty cycle jitter which is represented by tCL(abs). Therefore tRPST(abs)min can be specified by tCL(abs)min. tRPST(abs)min = tCL(abs)min - 0.05 = tQSL(abs)min

16.2.4 Clock jitter effects on Write timing parameters

16.2.4.1 tDS, tDH

These parameters are measured from a data signal (DMn, DQm.: n=0,1,2,3. m=0 –31) transition edge to its respective data strobe signal (DQSn_t, DQSn_c : n=0,1,2,3) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), as the setup and hold are relative to the data strobe signal crossing that latches the data. Regardless of clock jitter values, these values shall be met.

16.2.4.2 tDSS, tDSH

These parameters are measured from a data strobe signal (DQSx_t, DQSx_c) crossing to its respective clock signal (CK_t/CK_c) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per)), as the setup and hold of the data strobes are relative to the corresponding clock signal crossing. Regardless of clock jitter values, these values shall be met.

16.2.4.3 tDQSS

This parameter is measured from a data strobe signal (DQSx_t, DQSx_c) crossing to the subsequent clock signal (CK_t/CK_c) crossing. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual period jitter tJIT(per),act of the input clock in excess of the allowed period jitter tJIT(per),allowed.

$$tDQSS(min, derated) = 0.75 - \frac{tJIT(per), act, min - tJIT(per), allowed, min}{tCK(avg)}$$

$$tDQSS(max, derated) = 1.25 - \frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}$$

For example,

if the measured jitter into a LPDDR3-1600 device has tCK(avg)= 1250 ps, tJIT(per),act,min = -93 ps and tJIT(per),act,max= + 134 ps, then tDQSS,(min,derated) = 0.75 - (tJIT(per),act,min - tJIT(per),allowed,min)/tCK(avg) = 0.75 - (-93 + 100)/1250 = 0.7444 tCK(avg) and

tDQSS,(max,derated) = 1.25 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 1.25 - (134 - 100)/1250 = 1.2228 tCK(avg)

16.3 LPDDR3 Refresh Requirements by Device Density

[Table 44] LPDDR3 Refresh Requirement Parameters (per density)

Parameter	Symbol	8Gb	Unit	
Number of Banks			8	
Refresh Window Tcase ≤ 85°C	t _{REFW}	32	ms	
Refresh Window 1/2-Rate Refresh	t _{REFW}	16	ms	
Refresh Window 1/4-Rate Refresh	t _{REFW}	8	ms	
Required number of REFRESH commands (min)	R	8,192	-	
average time	REFab	t _{REFI}	3.9	us
between REFRESH commands REF		t _{REFIpb}	0.4875	us
Refresh Cycle time	t _{RFCab}	210	ns	
Per Bank Refresh Cycle time	t _{RFCpb}	90	ns	

NOTE : 1) Please refer to LPDDR3 SDRAM Addressing.

[Table 45] LPDDR3 Read and Write Latencies

Parameter	Va	Unit	
r di dificici	1866	2133	onit
Max. Clock frequency	933	1066	MHz
Max. Data Rate	1866	2133	MT/s
Average Clock Period	1.07	0.937	ns
Read Latency	14	16	tCK(avg)
Write Latency (Set A)	8	8	tCK(avg)
Write Latency (Set B) ¹⁾	11	13	tCK(avg)

NOTE:

1) Write Latency (Set B) support is an optional feature. Refer to MR0 OP<6>.

datasheet LPDDR3 SDRAM

16.4 AC Timing

Notes 1), 2), 3) and 4) apply to all parameters.

[Table 46] LPDDR3 AC Timing Table

Parameter	Symbol	Min/Max	Data	Unit		
r al alleter	Symbol		1866	2133	Unit	
Maximum clock frequency	fcк	-	933	1066	MHz	
	Clock Timi	ng				
Average Clock Period	+	MIN	1.07	0.937	20	
Average Clock Fellou	t _{CK(avg)}	MAX	10	00	ns	
Average HIGH pulse width	t	MIN	0.4	45	torr)	
Average more pulse width	t _{CH(avg)}	MAX	0.9	55	t _{CK(avg)}	
Average LOW pulse width	tour	MIN	0.4	45	t _{CK(avg)}	
	t _{CL(avg)}	MAX	0.9	55	*CK(avg)	
Absolute clock period	t _{CK(abs)}	MIN	t _{CK} (avg) MIN -	+ t _{JIT} (per) MIN	ns	
Absolute clock HIGH pulse width	t	MIN	0.4	43	torr)	
	t _{CH(abs)}	MAX	0.9	57	t _{CK(avg)}	
Absolute clock LOW pulse width	terrer	MIN	0.4	43	t _{CK(avg)}	
	t _{CL(abs)}	MAX	0.9	57	CK(avg)	
Clock period jitter (with supported jitter)	t _{JIT(per)} ,	MIN	-60	-50	ps	
	allowed	MAX	60	50	p 5	
Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	t _{JIT(cc)} , allowed	MAX	120	100	ps	
	t _{JIT(duty)} ,	MIN	$\label{eq:min} \begin{array}{l} \mbox{min}((t_{CH}(abs),\mbox{min} - t_{CH}(avg),\mbox{min}), (t_{CL}(abs),\mbox{min} - t_{CL}(avg),\mbox{min})) \times t_{CK}(avg) \end{array}$		- ps	
Duty cycle jitter (with supported jitter)	allowed	MAX	max((t _{CH} (abs),ma (t _{CL} (abs),max - t _{CL} (a			
	t _{ERR(2per)} ,	MIN	-88	-74		
Cumulative error across 2 cycles	allowed	MAX	88	74	ps	
	t _{ERR(3per)} ,	MIN	-105	-87		
Cumulative error across 3 cycles	allowed	MAX	105	87	ps	
Querral atting a second of a second	t _{ERR(4per)} ,	MIN	-117	-97		
Cumulative error across 4 cycles	allowed	MAX	117	97	ps	
	t _{ERR(5per),}	MIN	-126	-105		
Cumulative error across 5 cycles	allowed	MAX	126	105	ps	
Cumulative error across 6 cycles	t _{ERR(6per),}	MIN	-133	-111	20	
	allowed	MAX	133	111	ps	
Cumulative error across 7 cycles	t _{ERR(7per),}	MIN	-139	-116	ne	
	allowed	MAX	139	116	ps	
Cumulative error across 8 cycles	t _{ERR(8per),}	MIN	-145	-121	ne	
	allowed	MAX	145	121	ps	
Cumulative error across 9 cycles	t _{ERR(9per),}	MIN	-150	-125	ps	
	allowed	MAX	150	125	Ъэ	
Cumulative error across 10 cycles	t _{ERR(10per),}	MIN	-154	-128	ps	
	allowed	MAX	154	128	43	
Cumulative error across 11 cycles	t _{ERR(11per),}	MIN	-158	-132	ns	
	allowed	MAX	158	132	_ ps	
Cumulative error across 12 cycles	t _{ERR(12per),}	MIN	-161	-134	ns	
	allowed	MAX	161	134	ps	



datasheet LPDDR3 SDRAM

[Table 46] LPDDR3 AC Timing Table

Parameter	Symbol	Min/Max	Data	Unit		
			1866	2133		
Cumulative error across n = 13, 14 19, 20 cycles	t _{ERR(nper),}	MIN	^t _{ERR(nper),a} (1 + 0.68ln(n)) × 1	JIT(per), allowed MIN	ps	
	allowed	MAX	$t_{ERR(nper),allowed} MAX =$ (1 + 0.68In(n)) × $t_{JIT(per), allowed MAX}$		- po	
ZQ	Calibration Pa	rameters				
Initialization calibration time	t _{ZQINIT}	MIN		1	us	
Long calibration time	t _{ZQCL}	MIN	36	60	ns	
Short calibration time	tzqcs	MIN	9	0	ns	
Calibration RESET Time	t _{ZQRESET}	MIN	Max (50	ns, 3t _{CK})	ns	
	READ Parame	ters ⁴⁾				
DQS output access time from CK_t/CK_c	t _{DQSCK}	MIN	25	00	ps	
	DQSCK	MAX		00		
DQSCK delta short ⁵⁾	t _{DQSCKDS}	MAX	190	165	ps	
DQSCK delta medium ⁶⁾	t _{DQSCKDM}	MAX	435	380	ps	
DQSCK delta long 7)	t _{DQSCKDL}	MAX	525	460	ps	
DQS - DQ skew	t _{DQSQ}	MAX	115	100	ps	
DQS Output High Pulse Width	t _{QSH}	MIN	t _{CH} (abs	3) - 0.05	t _{CK(avg)}	
DQS Output Low Pulse Width	t _{QSL}	MIN	t _{CL} (abs	6) - 0.05	t _{CK(avg)}	
DQ / DQS output hold time from DQS	t _{QH}	MIN	min(t _{QS}	H, t _{QSL})	ps	
Read preamble ^{8), 11)}	^t RPRE	MIN	0	.9	t _{CK(avg)}	
Read postamble ^{8), 12)}	t _{RPST}	MIN	0	.3	t _{CK(avg)}	
DQS low-Z from clock ⁸⁾	t _{LZ(DQS)}	MIN	t _{DQSCK(N}	_{/IN)} - 300	ps	
DQ low-Z from clock ⁸⁾	t _{LZ(DQ)}	MIN	t _{DQSCK,(}	_{MIN)} - 300	ps	
DQS high-Z from clock ⁸⁾	t _{HZ(DQS)}	MAX	t _{DQSCK,(MAX)} - 100		ps	
DQ high-Z from clock ⁸⁾	t _{HZ(DQ)}	MAX	t _{DQSCK,(MAX)} + (1	$.4 \times t_{DQSQ,(MAX)})$	ps	
	WRITE Parame	eters ⁴⁾				
DQ and DM input hold time (Vref based)	t _{DH}	MIN	130	115	ps	
DQ and DM input setup time (Vref based)	t _{DS}	MIN	130	115	ps	
DQ and DM input pulse width	t _{DIPW}	MIN	0.	35	t _{CK(avg)}	
Write command to 1st DQS latching transition	t _{DQSS}	MIN	0.	75	t _{CK(avg)}	
	*DQSS	MAX	1.	25	- CK(avg)	
DQS input high-level width	t _{DQSH}	MIN	0	.4	t _{CK(avg)}	
DQS input low-level width	t _{DQSL}	MIN	0	.4	t _{CK(avg)}	
DQS falling edge to CK setup time	t _{DSS}	MIN	0	.2	t _{CK(avg)}	
DQS falling edge hold time from CK	t _{DSH}	MIN	0	.2	t _{CK(avg)}	
Write postamble	t _{WPST}	MIN	0	.4	t _{CK(avg)}	
Write preamble	t _{WPRE}	MIN	0	.8	t _{CK(avg)}	
	CKE Input Para	1 1				
CKE minimum pulse width (HIGH and LOW pulse width)	t _{CKE}	MIN	max(7.5		ns	
CKE input setup time	t _{ISCKE} ¹³⁾	MIN	0.:	25	t _{CK(avg)}	
CKE input hold time	t _{IHCKE} 14)	MIN	0.	25	t _{CK(avg)}	
Command path disable delay	t _{CPDED}	MIN	2	2	t _{CK(avg)}	
Commar	d Address Inpu	ut Parameter	rs ⁴⁾			
Address and control input setup time	t _{ISCA} 15)	MIN	130	115	ps	
Address and control input hold time	t _{IHCA} ¹⁵⁾	MIN	130	115	ps	

[Table 46] LPDDR3 AC Timing Table

Parameter	Symbol	Min/Max	Data	Unit	
i arameter	Gymbol	MININAX	1866	2133	onit
CS_n input setup time	t _{ISCS} ¹⁵⁾	MIN	230	205	ps
CS_n input hold time	t _{IHCS} ¹⁵⁾	MIN	230 205		ps
Address and control input pulse width	t _{IPWCA}	MIN	0.3	35	t _{CK(avg)}
CS_n input pulse width	t _{IPWCS}	MIN	0.	7	t _{CK(avg)}
Boot F	Parameters (10 MHz -	• 55 MHz) ¹⁶⁾	,17), 18)		
Clock Cycle Time	t _{СКЬ}	MAX MIN	10		ns
CKE Input Setup Time	t _{ISCKEb}	MIN	2.		ns
CKE Input Hold Time	t _{IHCKEb}	MIN	2.		ns
Address and Control Input Setup Time	t _{ISb}	MIN			ps
Address and Control Input Hold Time	t _{IHb}	MIN	11		ps
	מחוי	MIN	2.		P3
DQS Output Data Access Time from CK_t/CK_c	t _{DQSCKb}	MAX		.0	ns
Data Strobe Edge to Output Data Edge	t _{DQSQb}	MAX	1.		ns
	Mode Register Pa	rameters			
MODE REGISTER WRITE command period	t _{MRW}	MIN	1	0	t _{CK(avg)}
MODE REGISTER READ command period	t _{MRR}	MIN	4	1	t _{CK(avg)}
Mode register set command delay	t _{MRD}	MIN	Max(14ns	s, 10tCK)	ns
	Core Paramete	ers ¹⁹⁾			
READ latency	RL	MIN	14	16	t _{CK(avg)}
WRITE latency (set A)	WL	MIN	8	8	t _{CK(avg)}
WRITE latency (set B)	WL	MIN	11	13	t _{CK(avg)}
ACTIVATE-to-ACTIVATE command period	t _{RC}	MIN	t _{RAS} + t _{RPab} (with all-bank precharge) t _{RAS} + t _{RPpb} (with per-bank precharge)		ns
CKE minimum pulse width during SELF REFRESH (low pulse width during SELF REFRESH)	t _{CKESR}	MIN	Max(15r	ns	
SELF REFRESH exit to next valid command delay	t _{XSR}	MIN	Max (t _{RFCab} ·	+ 10ns, 2t _{CK})	ns
Exit power down to next valid command delay	t _{XP}	MIN	Max(7.5)	ns, 3t _{CK})	ns
CAS-to-CAS delay	t _{CCD}	MIN	2	ŀ	t _{CK(avg)}
Internal READ to PRECHARGE command delay	t _{RTP}	MIN	Max(7.5)	ns, 4t _{CK})	ns
RAS-to-CAS delay	t _{RCD(typ)}	MIN	Max (18)	ns, 3t _{CK})	ns
Row precharge Time (single bank)	t _{RPpb (typ)}	MIN	Max (18)	ns, 3t _{CK})	ns
Row Precharge Time (all banks)	t _{RPab (typ)}	MIN	Max(21r	ns, 3t _{CK})	ns
		MIN	Max(42r	ns, 3t _{CK})	ns
Row active time	t _{RAS}	МАХ	Min (9 × t _{REFI} × Refree		us
WRITE recovery time	t _{WR}	MIN	Max(15r	ns, 4t _{CK})	ns
Internal WRITE-to READ command delay	t _{WTR}	MIN	Max(7.5)	ns, 4t _{CK})	ns
Active bank A to Active bank B	t _{RRD}	MIN	Max(10r	ns, 2t _{CK})	ns
Four bank ACTIVATE Window	t _{FAW}	MIN	Max(50r	ns, 8t _{CK})	ns
	ODT Parame	ters	1		
Asynchronous R _{TT} turn-on delay from ODT input	top-	MIN	1.	75	ne
	t _{ODTon}	MAX	3.	5	ns
Asynchronous R_{TT} turn-off delay from ODT input	t _{ODToff}	MIN	1.7		ns
		MAX	3.		
Automatic R _{TT} turn-on delay after READ data	t _{AODTon}	MAX	t _{DQSCK} + 1.4 × t _{DQS}	SQ,max + t _{CK(avg,min)}	ps



[Table 46] LPDDR3 AC Timing Table

Parameter	Symbol	Min/Max	Data	Unit	
Farameter	Symbol	will/wax	1866	2133	
Automatic R _{TT} turn-off delay after READ data	t _{AODToff}	MIN	t _{DQSCK,n}	_{nin} - 300	ps
R _{TT} disable delay from power down, self refresh	t _{ODTd}	MAX	1:	2	ns
R _{TT} enable delay from power down and self refresh exit	t _{ODTe}	MAX	1:	2	ns
C	A Training Para	ameters			
First CA calibration Command after CA calibration mode is pro- grammed	t _{CAMRD}	MIN	20	0	t _{CK(avg)}
First CA calibration Command after CKE is LOW	t _{CAENT}	MIN	10	0	t _{CK(avg)}
CA calibration Exit Command after CKE is HIGH	t _{CAEXT}	MIN	10	ס	t _{CK(avg)}
CKE LOW after CA calibration mode is programmed	t _{CACKEL}	MIN	10	ס	t _{CK(avg)}
CKE HIGH after the last CA calibration results are driven.	t _{CACKEH}	MIN	10	t _{CK(avg)}	
Data out delay after CA training calibration command is programmed	t _{ADR}	MAX	20		ns
MRW CA exit command to DQ tri-state	t _{MRZ}	MIN	3		ns
CA calibration command to CA calibration command delay	t _{CACD}	MIN	$RU(t_{ADR}+2 \times t_{CK})$		t _{CK(avg)}
Wri	te Leveling Pa	rameters			
DQS_t/DQS_c delay after write leveling mode is programmed	t _{WLDQSEN}	MIN	25	5	ns
First DQS_t/DQS_c edge after write leveling mode is programmed	t _{WLMRD}	MIN	40		ns
Write leveling output delay	t _{WLO}	MAX	20		ns
Write leveling hold time	t _{WLH}	MIN	150	135	ps
Write leveling setup time	twls	MIN	150	135	ps
Ter	mperature De-l	Rating ¹⁸⁾			
DQS output access time from CK_t/CK_c (derated)	t _{DQSCK}	MAX	562	20	ps
RAS-to-CAS delay (derated)	t _{RCD}	MIN	t _{RCD} +	1.875	ns
ACTIVATE-to- ACTIVATE command period (derated)	t _{RC}	MIN	t _{RAS} (derated) -	+ t _{RP} (derated)	ns
Row active time (derated)	t _{RAS}	MIN	t _{RAS} +	1.875	ns
Row precharge time (derated)	t _{RP}	MIN	t _{RP} + 1	1.875	ns
Active bank A to active bank B (derated)	t _{RRD}	MIN	t _{RRD} +	1.875	ns

datasheet

NOTE :

- 1) Frequency values are for reference only. Clock cycle time (tCK) is used to determine device capabilities.
- 2) All AC timings assume an input slew rate of 2 V/ns for single ended signals
- 3) Measured with 4 V/ns differential CK_t/CK_c slew rate and nominal VIX.
- 4) READ, WRITE, and Input setup and hold values are referenced to V_{REF}.
- 5) t_{DQSCKDS} is the absolute value of the difference between any two t_{DQSCK} measurements (in a byte lane) within a contiguous sequence of bursts in a 160ns rolling window. tooscrups is not tested and is guaranteed by design. Temperature drift in the system is < 10'C/s. Values do not include clock jitter
- 6) t_{DQSCKDM} is the absolute value of the difference between any two t_{DQSCK} measurements (in a byte lane) within a 1.6us rolling window. t_{DQSCKDM} is not tested and is guaranteed by design. Temperature drift in the system is < 10'C/s. Values do not include clock jitter.
- 7) t_{DQSCKDL} is the absolute value of the difference between any two t_{DQSCK} measurements (in a byte lane) within a 32ms rolling window. t_{DQSCKDL} is not tested and is guaranteed by design. Temperature drift in the system is < 10°C/s. Values do not include clock jitter.
- 8) For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (V_{TT}). tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Operating and Timing Figure 10. LPDDR3: tDQSCKDM timing shows a method to calculate the point when device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
- 9) Output Transition Timing



Start driving point = 2 x T1 - T2

End driving point = 2 x T1 - T2

10) The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS_t-DQS_c.

- 11) Measured from the point when DQS_t/DQS_c begins driving the signal to the point when DQS_t/DQS_c begins driving the first rising strobe edge.
 12) Measured from the last falling strobe edge of DQS_t/DQS_c to the point when DQS_t/DQS_c finishes driving the signal.
 13) CKE input setup time is measured from CKE reaching a HIGH/LOW voltage level to CK_t/CK_c crossing.
 14) CKE input hold time is measured from CK_t/CK_c crossing to CKE reaching a HIGH/LOW voltage level.

- 15) Input set-up/hold time for signal (CA[9:0], CS_n).
- 16) To ensure device operation before the device is configured, a number of AC boot-timing parameters are defined in this table. Boot parameter symbols have the letter b appended (for example, tCK during boot is tCKb).
- 17) The LPDDR3 device will set some mode register default values upon receiving a RESET (MRW) command as specified in "Mode Register Definition".
- 18) The output skew parameters are measured with default output impedance settings using the reference load
- The minimum tCK column applies only when tCK is greater than 6ns.
 Refresh rate multiplier is specified by MR4, OP[2:0].

Rev. 1.0

16.5 CA and CS_n Setup, Hold and Derating

For all input signals (CA and CS_n) the total t_{IS} (setup time) and t_{IH} (hold time) required is calculated by adding the data sheet t_{IS} (base) and t_{IH} (base) value (see Table 47) to the Δt_{IS} and Δt_{IH} derating value (see Table 49) respectively.

Example: t_{IS} (total setup time) = t_{IS} (base) + Δt_{IS}

Setup (t_{IS}) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IH(AC)}$ min. Setup (t_{IS}) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of VIL(AC)max. If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF(DC)}$ to ac region', use nominal slew rate for derating value (see Figure 15). If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF(DC)}$ to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 17).

Hold (t_{IH}) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(DC)}$ max and the first crossing of $V_{REF(DC)}$. Hold (t_{IH}) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(DC)}$ min and the first crossing of $V_{REF(DC)}$. If the actual signal is always later than the nominal slew rate line between shaded 'dc to $V_{REF(DC)}$ region', use nominal slew rate for derating value (see Figure 16). If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to $V_{REF(DC)}$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{REF(DC)}$ level is used for derating value (see Figure 18).

For a valid transition the input signal has to remain above/below V_{IH/IL(AC)} for some time t_{VAC} (see Table 18).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{IH/IL(AC)}$ at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach $V_{IH/IL(AC)}$.

For slew rates in between the values listed in Table 49, the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

[Table 47] CA Setup and Hold Base-Values

unit [ne]	unit [ps] Data Rate 2133		reference
unit [ps]			l'elefence
t _{ISCA (base)}	62.5	47.5	$V_{IH/L(ac)} = V_{REF(dc)} + /-135mV$
t _{IHCA} (base)	80	65	$V_{IH/L(dc)} = V_{REF(dc)} + -100 mV$

NOTE :

1) ac/dc referenced for 2V/ns CA slew rate and 4V/ns differential CK_t-CK_c slew rate.

[Table 48] CS_n Setup and Hold Base-Values

unit [ps]	Data	Rate	reference
unit [ba]	1866	2133	Tererence
t _{ISCS (base)}	162.5	137.5	$V_{IH/L(ac)} = V_{REF(dc)} + /-135mV$
t _{IHCS (base)}	180	155	$V_{IH/L(dc)} = V_{REF(dc)} + -100 mV$

NOTE :

1) ac/dc referenced for 2V/ns CS_n slew rate and 4V/ns differential CK_t-CK_c slew rate.

[Table 49] Derating values $t_{\text{IS}}/t_{\text{IH}}$ - ac/dc based AC150

∆t _{ISCA} , ∆t _{IHCA} , ∆t _{ISCS} , ∆t _{IHCS} derating in [ps] AC/DC based AC150 Threshold -> V _{IH(AC)} =V _{REF(DC)} +150mV, V _{IL(AC)} =V _{REF(DC)} -150mV DC100 Threshold -> V _{IH(DC)} =V _{REF(DC)} +100mV, V _{IL(DC)} =V _{REF(DC)} -100mV													
CK_t, CK_c Differential Slew Rate													
		8.0	//ns	7.0	//ns	6.0 V/ns 5.0 V/ns		V/ns	4.0 V/ns		3.0 V/ns		
		∆tIS	∆tIH	∆tIS	∆tlH	∆tIS	∆tIH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tIH
	4.0	38	25	38	25	38	25	38	25	38	25	-	-
CA, CS_n Slew	3.0	-	-	25	17	25	17	25	17	25	17	38	29
rate V/ns	2.0	-	-	-	-	0	0	0	0	0	0	13	13
	1.5	-	-	-	-	-	-	-25	-17	-25	-17	-12	-4

NOTE :

1) Cell contents shaded in red are defined as 'not supported'.

[Table 50] Required time t_{VAC} above $V_{I\! \mapsto (AC)}$ {below $V_{IL(AC)}\}$ for valid transition for CA

Slew Rate [V/ns]	tVAC [ps] @ 13	5mV 1866Mbps	t _{VAC} [ps] @ 135mV 2133Mbps		
	min	max	min	max	
> 4.0	40	-	34	-	
4.0	40	-	34	-	
3.5	39	-	33	-	
3.0	36		30	-	
2.5	33		27	-	
2.0	29	-	23	-	
1.5	21		15	-	
< 1.5	21	-	15	-	

Rev. 1.0 datasheet LPDDR3 SDRAM



Figure 15. Illustration of nominal slew rate and t_{VAC} for setup time t_{IS} for CA and CS_n with respect to clock.



Figure 16. Illustration of nominal slew rate for hold time t_{IH} for CA and CS_n with respect to clock

Rev. 1.0



Figure 17. Illustration of tangent line for setup time t_{IS} for CA and CS_n with respect to clock

datasheet



Figure 18. Illustration of tangent line for hold time $t_{\rm IH}$ for CA and CS_n with respect to clock

16.6 Data Setup, Hold and Slew Rate Derating

For all input signals (DQ, DM) the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS (base) and tDH(base) value (see Table 51) to the Δ tDS and Δ tDH (see Table 49) derating value respectively. Example: tDS (total setup time) = tDS(base) + Δ tDS.

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IH(AC)}$ min. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IL(AC)}$ max (see Figure 19). If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF(DC)}$ to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF(DC)}$ to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 21).

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(DC)}$ max and the first crossing of $V_{REF(DC)}$. Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(DC)}$ min and the first crossing of $V_{REF(DC)}$ (see Figure 20). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to $V_{REF(DC)}$ region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to $V_{REF(DC)}$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{Ref(DC)}$ level is used for derating value (see Figure 22).

For a valid transition the input signal has to remain above/below $V_{IH/IL(AC)}$ for some time t_{VAC} (see Table 18).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{IH/IL(AC)}$ at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach $V_{IH/IL(AC)}$.

For slew rates in between the values listed in the tables the derating values may obtained by linear interpolation. These values are typically not subject to production test. They are verified by design and characterization.

[Table 51] Data Setup and Hold Base-Values

[ps]	Data	Rate	reference
[63]	1866	2133	
t _{DS(base)}	62.5	47.5	$V_{IH/L(ac)} = V_{REF(dc)} + /-135mV$
t _{DH(base)}	80	65	$V_{IH/L(dc)} = V_{REF(dc)} + /-100 mV$

NOTE :

1) ac/dc referenced for 2V/ns DQ, DM slew rate and 4V/ns differential DQS_t-DQS_c slew rate and nominal VIX.

[Table 52] Derating values LPDDR3 $t_{\rm DS}/t_{\rm DH}$ - ac/dc based AC150

۵tDS, ∆tDH derating in [ps] AC/DC based AC150 Threshold -> V _{IH(AC)} =V _{REF(DC)} +150mV, V _{IL(AC)} =V _{REF(DC)} -150mV DC100 Threshold -> V _{IH(DC)} =V _{REF(DC)} +100mV, V _{IL(DC)} =V _{REF(DC)} -100mV													
DQS_t, DQS_c Differential Slew Rate													
		8.0 V/ns		7.0 V/ns		6.0 V/ns		5.0 V/ns		4.0 V/ns		3.0 V/ns	
		∆tIS	∆tIH	∆tIS	∆tlH								
DQ, DM Slew rate V/ns	4.0	38	25	38	25	38	25	38	25	38	25	-	-
	3.0	-	-	25	17	25	17	25	17	25	17	38	29
	2.0	-	-	-	-	0	0	0	0	0	0	13	13
	1.5	-	-	-	-	-	-	-25	-17	-25	-17	-12	-4

NOTE :

1) Cell contents shaded in red are defined as 'not supported'.

[Table 53] Required time t_{VAC} above $V_{IH(AC)}$ {below $V_{IL(AC)}$ } for valid transition for DQ, DM

Slew Rate [V/ns]	tVAC [ps] @ 13	5mV 1866Mbps	t _{VAC} [ps] @ 135mV 2133Mbps		
	min	max	min	max	
> 4.0	40	-	34	-	
4.0	40	-	34	-	
3.5	39	-	33	-	
3.0	36	· · ·	30	-	
2.5	33	-	27	-	
2.0	29	-	23	-	
1.5	21		15	-	
< 1.5	21	-	15	-	



datasheet



Figure 20. Illustration of nominal slew rate for hold time t_{DH} for DQ with respect to strobe

Rev. 1.0



Figure 21. Illustration of tangent line for setup time t_{DS} for DQ with respect to strobe

datasheet



Figure 22. Illustration of tangent line for hold time t_{DH} for DQ with respect to strobe