W77E532/W77E532A DATA SHEET

nuvoTon

8-BIT MICROCONTROLLER

Table of Contents-

1.	GENERAL DESCRIPTION	2
2.	FEATURES	2
3.	PIN CONFIGURATIONS	3
4.	PIN DESCRIPTION	4
5.	FUNCTIONAL DESCRIPTION	6
6.	MEMORY ORGANIZATION	8
7.	INSTRUCTION	32
8.	INSTRUCTION TIMING	33
9.	POWER MANAGEMENT	41
10.	INTERRUPTS	46
11.	PROGRAMMABLE TIMERS/COUNTERS	49
12.	SERIAL PORT	58
13.	TIMED ACCESS PROTECTION	65
14.	H/W REBOOT MODE (BOOT FROM 4K BYTES OF LDFLASH)	67
15.	IN-SYSTEM PROGRAMMING	68
	15.1 The Loader Program Locates at LDFLASH Memory	68
	15.2 The Loader Program Locates at APFLASH Memory	68
16.	H/W WRITER MODE	68
17.	SECURITY BITS	69
18.	ELECTRICAL CHARACTERISTICS	70
	18.1 Absolute Maximum Ratings	70
	18.2 DC Characteristics	70
	18.3 AC Characteristics	
	18.3.1 AC Specification	
	18.3.2 MOVX Characteristics Using Strech Memory Cycle 18.3.3 Program Memory Read Cycle	
	18.3.4 Data Memory Read Cycle	
	18.3.5 Data Memory Write Cycle	
19.	TYPICAL APPLICATION CIRCUITS	
	19.1 Crystal connections	
	19.2 Expanded External Data Memory and Oscillator	77
20.	PACKAGE DIMENSIONS	78
	20.1 40-pin DIP	78
	20.2 44-pin PLCC	78
	20.3 44-pin QFP	
21.	APPLICATION NOTE	
22.	REVISION HISTORY	85

- 1 -

1. GENERAL DESCRIPTION

The W77E532A is a fast 8051 compatible microcontroller with a redesigned processor core without wasted clock and memory cycles. As a result, it executes every 8051 instruction faster than the original 8051 for the same crystal speed. Typically, the instruction executing time of W77E532A is 1.5 to 3 times faster then that of traditional 8051, depending on the type of instruction. In general, the overall performance is about 2.5 times better than the original for the same crystal speed. Giving the same throughput with lower clock speed, power consumption has been improved. Consequently, the W77E532A is a fully static CMOS design; it can also be operated at a lower crystal clock. The W77E532A contains In-System Programmable(ISP) 128 KB bank-addressed Flash EPROM; 4KB auxiliary Flash EPROM for loader program; operating voltage from 4.5V to 5.5V; on-chip 1 KB MOVX SRAM; three power saving modes.

2. FEATURES

- 8-bit CMOS microcontroller
- High speed architecture of 4 clocks/machine cycle runs up to 40 MHz
- Pin compatible with standard 80C52
- Instruction-set compatible with MCS-51
- Four 8-bit I/O Ports; Port 0 has internal pull-up resisters enabled by software
- One extra 4-bit I/O port, chip select and Wait State control signal (available on 44-pin PLCC/QFP package)
- Three 16-bit Timers
- 12 interrupt sources with two levels of priority
- On-chip oscillator and clock circuitry
- Two enhanced full duplex serial ports
- Dual 64KB In-System Programmable Flash EPROM banks (APFLASH0 and APFLASH1)
- 4KB Auxiliary Flash EPROM for loader program (LDFLASH)
- 256 bytes scratch-pad RAM
- 1 KB on-chip SRAM for MOVX instruction
- Programmable Watchdog Timer
- Software Reset
- Dual 16-bit Data Pointers
- Software programmable access cycle to external RAM/peripherals
- Packages:
 - Lead Free(RoHS) DIP 40: W77E532A40DL
 - Lead Free(RoHS) PLCC 44: W77E532A40PL
 - Lead Free(RoHS) QFP 44: W77E532A40FL

- 2 -

3. PIN CONFIGURATIONS



Publication Release Date: June 30, 2009 Revision A10

- 3 -



4. PIN DESCRIPTION

I	EXTERNAL ACCESS ENABLE: This pin forces the processor to execute out of external ROM. It should be kept high to access internal ROM. The ROM address and data will not be present on the bus if \overline{EA} pin is high.
0	PROGRAM STORE ENABLE: PSEN enables the external ROM data onto the Port 0 address/data bus during fetch and MOVC operations. When internal ROM access is performed, no PSEN strobe signal outputs from this pin.
0	ADDRESS LATCH ENABLE: ALE is used to enable the address latch that separates the address from the data on Port 0.
I	RESET: A high on this pin for two machine cycles while the oscillator is running resets the device.
I	CRYSTAL1: This is the crystal oscillator input. This pin may be driven by an external clock.
0	CRYSTAL2: This is the crystal oscillator output. It is the inversion of XTAL1.
I	GROUND: Ground potential
I	POWER SUPPLY: Supply voltage for operation.
I/O	PORT 0: Port 0 is an open-drain bi-directional I/O port. This port also provides a multiplexed low order address/data bus during accesses to external memory.
	Port 0 has internal pull-up resisters enabled by software.
I/O	PORT 1: Port 1 is a bi-directional I/O port with internal pull-ups. The bits have alternate functions which are described below: T2(P1.0): Timer/Counter 2 external count input T2EX(P1.1): Timer/Counter 2 Reload/Capture/Direction control RXD1(P1.2): Serial port 2 RXD TXD1(P1.3): Serial port 2 TXD INT2(P1.4): External Interrupt 2 INT3 (P1.5): External Interrupt 3 INT4(P1.6): External Interrupt 4 INT5 (P1.7): External Interrupt 5
I/O	PORT 2: Port 2 is a bi-directional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.
	0 1 1 1 1 1/0

Pin Description, continued

SYMBOL	TYPE	DESCRIPTIONS
P3.0 – P3.7	I/O	PORT 3: Port 3 is a bi-directional I/O port with internal pull-ups. All bits have alternate functions, which are described below: RXD(P3.0) : Serial Port 0 input TXD(P3.1) : Serial Port 0 output INT0 (P3.2) : External Interrupt 0 INT1 (P3.3) : External Interrupt 1 T0(P3.4) : Timer 0 External Input T1(P3.5) : Timer 1 External Input WR (P3.6) : External Data Memory Write Strobe
		RD (P3.7) : External Data Memory Read Strobe
P4.0 – P4.3	I/O	PORT 4: Port 4 is a 4-bit bi-directional I/O port. The P4.0 also provides the alternate function \overrightarrow{WAIT} which is the wait state control signal. The P4.3 also provides the alternate function \overrightarrow{REBOOT} which is H/W reboot from LD flash.

* Note: TYPE I : input, O: output, I/O: bi-directional.



- 5 -

nuvoton

5. FUNCTIONAL DESCRIPTION

The W77E532A is 8052 pin compatible and instruction set compatible. It includes the resources of the standard 8052 such as four 8-bit I/O Ports, three 16-bit timer/counters, full duplex serial port and interrupt sources.

The W77E532A features a faster running and better performance 8-bit CPU with a redesigned core processor without wasted clock and memory cycles. it improves the performance not just by running at high frequency but also by reducing the machine cycle duration from the standard 8052 period of twelve clocks to four clock cycles for the majority of instructions. This improves performance by an average of 1.5 to 3 times. The W77E532A also provides dual Data Pointers (DPTRs) to speed up block data memory transfers. It can also adjust the duration of the MOVX instruction (access to off-chip data memory) between two machine cycles and nine machine cycles. This flexibility allows the W77E532A to work efficiently with both fast and slow RAMs and peripheral devices. In addition, the W77E532A contains on-chip 1KB MOVX SRAM, the address of which is between 0000H and 03FFH. It only can be accessed by MOVX instruction; this on-chip SRAM is optional under software control.

The W77E532A is an 8052 compatible device that gives the user the features of the original 8052 device, but with improved speed and power consumption characteristics. It has the same instruction set as the 8051 family, with one addition: DEC DPTR (op-code A5H, the DPTR is decreased by 1). While the original 8051 family was designed to operate at 12 clock periods per machine cycle, the W77E532A operates at a much reduced clock rate of only 4 clock periods per machine cycle. This naturally speeds up the execution of instructions. Consequently, the W77E532A can run at a higher speed as compared to the original 8052, even if the same crystal is used. Since the W77E532A is a fully static CMOS design, it can also be operated at a lower crystal clock, giving the same throughput in terms of instruction execution, yet reducing the power consumption.

The 4 clocks per machine cycle feature in the W77E532A is responsible for a three-fold increase in execution speed. The W77E532A has all the standard features of the 8052, and has a few extra peripherals and features as well.

I/O Ports

The W77E532A has four 8-bit ports and one extra 4-bit port. Port 0 can be used as an Address/Data bus when external program is running or external memory/device is accessed by MOVC or MOVX instruction. In these cases, it has strong pull-ups and pull-downs, and does not need any external pullups. Otherwise it can be used as a general I/O port with open-drain circuit. Port 2 is used chiefly as the upper 8-bits of the Address bus when port 0 is used as an address/data bus. It also has strong pull-ups and pull-downs when it serves as an address bus. Port 1 and 3 act as I/O ports with alternate functions. Port 4 is only available on 44-pin PLCC/QFP package type. It serves as a general purpose I/O port as Port 1 and Port 3. The P4.0 has an alternate function CP/RL2 which is the wait state control signal. When wait state control signal is enabled, P4.0 is input only.

Serial I/O

The W77E532A has two enhanced serial ports that are functionally similar to the serial port of the original 8052 family. However the serial ports on the W77E532A can operate in different modes in order to obtain timing similarity as well. Note that the serial port 0 can use Timer 1 or 2 as baud rate generator, but the serial port 1 can only use Timer 1 as baud rate generator. The serial ports have A. s of r the enhanced features of Automatic Address recognition and Frame Error detection.

- 6 -

Timers

The W77E532A has three 16-bit timers that are functionally similar to the timers of the 8052 family. When used as timers, they can be set to run at either 4 clocks or 12 clocks per count, thus providing the user with the option of operating in a mode that emulates the timing of the original 8052. The W77E532A has an additional feature, the watchdog timer. This timer is used as a System Monitor or as a very long time period timer.

Interrupts

The Interrupt structure in the W77E532A is slightly different from that of the standard 8052. Due to the presence of additional features and peripherals, the number of interrupt sources and vectors has been increased. The W77E532A provides 12 interrupt resources with two priority level, including six external interrupt sources, timer interrupts, serial I/O interrupts.

Data Pointers

The original 8052 had only one 16-bit Data Pointer (DPL, DPH). In the W77E532A, there is an additional 16-bit Data Pointer (DPL1, DPH1). This new Data Pointer uses two SFR locations which were unused in the original 8052. In addition there is an added instruction, DEC DPTR (op-code A5H), which helps in improving programming flexibility for the user.

Power Management

Like the standard 80C52, the W77E532A also has IDLE and POWER DOWN modes of operation. The W77E532A provides a new Economy mode which allow user to switch the internal clock rate divided by either 4, 64 or 1024. In the IDLE mode, the clock to the CPU core is stopped while the timers, serial ports and interrupts clock continue to operate. In the POWER DOWN mode, all the clock are stopped and the chip operation is completely stopped. This is the lowest power consumption state.

On-chip Data SRAM

The W77E532A has 1K Bytes of data space SRAM which is read/write accessible and is memory mapped. This on-chip MOVX SRAM is reached by the MOVX instruction. It is not used for executable program memory. There is no conflict or overlap among the 256 bytes Scratchpad RAM and the 1K Bytes MOVX SRAM as they use different addressing modes and separate instructions. The on-chip MOVX SRAM is enabled by setting the DME0 bit in the PMR register. After a reset, the DME0 bit is cleared such that the on-chip MOVX SRAM is disabled, and all data memory spaces 0000H – FFFFH access to the external memory.

- 7 -

6. MEMORY ORGANIZATION

The W77E532A separates the memory into two separate sections, the Program Memory and the Data Memory. The Program Memory is used to store the instruction op-codes, while the Data Memory is used to store data or for memory mapped devices.

Program Memory

The Program Memory on the standard 8052 can only be addressed to 64 Kbytes long. By invoking the banking methodology, W77E532A can extend to two 64KB flash EPROM banks, APFLASH0 and APFLASH1. There are on-chip ROM banks which can be used similarly to that of the 8052. All instructions are fetched for execution from this memory area. The MOVC instruction can also access this memory region. There is an auxiliary 4KB Flash EPROM bank (LDFLASH) resided user loader program for In-System Programming (ISP). Both APFLASHs allow serial or parallel download according to user loader program in LDFLASH.

Data Memory

The W77E532A can access up to 64Kbytes of external Data Memory. This memory region is accessed by the MOVX instructions. Unlike the 8051 derivatives, the W77E532A contains on-chip 1K bytes MOVX SRAM of Data Memory, which can only be accessed by MOVX instructions. These 1K bytes of SRAM are between address 0000H and 03FFH. Access to the on-chip MOVX SRAM is optional under software control. When enabled by software, any MOVX instruction that uses this area will go to the onchip RAM. MOVX addresses greater than 03FFH automatically go to external memory through Port 0 and 2. When disabled, the 1KB memory area is transparent to the system memory map. Any MOVX directed to the space between 0000H and FFFFH goes to the expanded bus on Port 0 and 2. This is the default condition. In addition, the W77E532A has the standard 256 bytes of on-chip Scratchpad RAM. This can be accessed either by direct addressing or by indirect addressing. There are also some Special Function Registers (SFRs), which can only be accessed by direct addressing. Since the Scratchpad RAM is only 256 bytes, it can be used only when data contents are small. In the event that larger data contents are present, two selections can be used. One is on-chip MOVX SRAM, the other is the external Data Memory. The on-chip MOVX SRAM can only be accessed by a MOVX instruction, the same as that for external Data Memory. However, the on-chip RAM has the fastest access times.



Figure 1. Memory Map

W77E532/W77E532A

nuvoTon

	r					The second	A A	- AL		_
	FFh 80h				Indirect	RAM				
	7Fh 30h				Direct	RAM				Dan
	2Fh	7F	7E	7D	7C	7B	7A	79	78	
	2Eh	77	76	75	74	73	72	71	70	a the
	2Dh	6F	6E	6D	6C	6B	6A	69	68	22 (O)
	2Ch	67	66	65	64	63	62	61	60	(O) /A
	2Bh	5F	5E	5D	5C	5B	5A	59	58	NON CON
	2Ah 20h	57	56	55 4D	54 4C	53 4P	52	51	50	1 105
	29h 28h	4F 47	4E 46	4D 45	4C 44	4B 43	4A 42	49 41	48 40	
	2011 27h	3F	40 3E	45 3D	3C	43 3B	3A	39	38	Bit Addressable
	26h	37	36	35	34	33	32	31	30	20H - 2FH
	25h	2F	2E	2D	2C	2B	2A	29	28	
	24h	27	26	25	24	23	22	21	20	
	23h	1F	1E	1D	1C	1B	1A	19	18	
	22h	17	16	15	14	13	12	11	10	4
	21h	0F	0E	0D	0C	0B	0A	09	08	4
	20h 1Fh	07	06	05	04	03	02	01	00	┤◀┛
	18h				Banl	x 3				
	17h									
12621	10h				Banl	k 2				
- RA	0Fh				Banl	< 1				
1	08h				Dani					_
2	07h				Banl	c 0				
10 S. S.	00h									J
		?e	26	-igure 2. S	cratchpad	RAM/Reg	ister Addre	essing		
						- 9 -		Publicatio	on Relea.	se Date: June 30, 2009 Revision A10

Special Function Registers

The W77E532A uses Special Function Registers (SFRs) to control and monitor peripherals and their Modes.

The SFRs reside in the register locations 80-FFh and are accessed by direct addressing only. Some of the SFRs are bit addressable. This is very useful in cases where one wishes to modify a particular bit without changing the others. The SFRs that are bit addressable are those whose addresses end in 0 or 8. The W77E532A contains all the SFRs present in the standard 8052. However, some additional SFRs have been added. In some cases unused bits in the original 8052 have been given new functions. The list of SFRs is as follows. The table is condensed with eight locations per row. Empty locations indicate that there are no registers at these addresses. When a bit or register is not implemented, it will read high.

F8	EIP						No	0
F0	В						0	~~~~
E8	EIE						0	20 (
E0	ACC							Rot
D8	WDCON							4
D0	PSW							9
C8	T2CON	T2MOD	RCAP2L	RCAP2H	TL2	TH2		
C0	SCON1	SBUF1	WSCON		PMR	STATUS		ТА
B8	IP	SADEN	SADEN1					
B0	P3							
A8	IE	SADDR	SADDR1	ROMCON	SFRAL	SFRAH	SFDFD	SFRCN
A0	P2		P4CSIN			P4		
98	SCON0	SBUF	P42AL	P42AH	P43AL	P43AH		CHPCON
90	P1	EXIF	P4CONA	P4CONB	P40AL	P40AH	P41AL	P41AH
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	
80	P0	SP	DPL	DPH	DPL1	DPH1	DPS	PCON

Table 1. Special Function Register Location Table

Note: The SFRs in the column with dark borders are bit-addressable.

W77E532/W77E532A

nuvoTon

A brief description of the SFRs now follows.

Port 0

Bit:	7	6	5	4	3	2	1	0
	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
Maama	aio: D0			87	Δ.	drooo. 00)h	

Mnemonic: P0

Address: 80h

Port 0 is an open-drain bi-directional I/O port. This port also provides a multiplexed low order address/data bus during accesses to external memory. Besides, it has internal pull-up resisters enabled by setting POUP of P4CSIN (A2H) to high.

Stack Pointer

Bit:	7	6	5	4	3	2	1/2	0
	SP.7	SP.6	SP.5	SP.4	SP.3	SP.2	SP.1	SP.0
Mnemo	nic: SP				Ad	ddress: 81	h Oa	
The Stack Pointer stores the Scratchpad RAM address where the stack begins. In other words, it always points to the top of the stack.								
Data Pointer Low								
Bit:	7	6	5	4	3	2	1	0
	DPL.7	DPL.6	DPL.5	DPL.4	DPL.3	DPL.2	DPL.1	DPL.0
Mnemo	nic: DPL				Ad	ddress: 82	2h	
This is the low byte of the standard 8052 16-bit data pointer.								
Data Pointer High								
Bit:	7	6	5	4	3	2	1	0
	DPH.7	DPH.6	DPH.5	DPH.4	DPH.3	DPH.2	DPH.1	DPH.0
Mne	monic: DF	ΡΉ			Addre	ess: 83h		
This is the high byte of the	e standard	l 8052 16-	bit data po	ointer.				
Data Pointer Low1								
Bit:	7	6	5	4	3	2	1	0
	DPL1.7	DPL1.6	DPL1.5	DPL1.4	DPL1.3	DPL1.2	DPL1.1	DPL1.0
Mne	monic: DF	PL1			Addre	ess: 84h		

This is the low byte of the new additional 16-bit data pointer that has been added to the W77E532A. The user can switch between DPL, DPH and DPL1, DPH1 simply by setting register DPS = 1. The instructions that use DPTR will now access DPL1 and DPH1 in place of DPL and DPH. If they are not required they can be used as conventional register locations by the user.

Data Pointer High1



This is the high byte of the new additional 16-bit data pointer that has been added to the W77E532A. The user can switch between DPL, DPH and DPL1, DPH1 simply by setting register DPS = 1. The instructions that use DPTR will now access DPL1 and DPH1 in place of DPL and DPH. If they are not required they can be used as conventional register locations by the user.

Data Pointer Select



DPS.0: This bit is used to select either the DPL, DPH pair or the DPL1, DPH1 pair as the active Data Pointer. When set to 1, DPL1, DPH1 will be selected, otherwise DPL, DPH will be selected.

DPS.1-7: These bits are reserved, but will read 0.

Power Control

Bit:	7	6	5	4	3	2	1	0
	SM0D	SMOD0	-	-	GF1	GF0	PD	IDL

Mnemonic: PCON

Address: 87h

SMOD : This bit doubles the serial port baud rate in mode 1, 2, and 3 when set to 1.

SMOD0: Framing Error Detection Enable: When SMOD0 is set to 1, then SCON.7(SCON1.7) indicates a Frame Error and acts as the FE(FE_1) flag. When SMOD0 is 0, then SCON.7(SCON1.7) acts as per the standard 8052 function.

- GF1-0: These two bits are general purpose user flags.
- PD: Setting this bit causes the W77E532A to go into the POWER DOWN mode. In this mode all the clocks are stopped and program execution is frozen.
- IDL: Setting this bit causes the W77E532A to go into the IDLE mode. In this mode the clocks to the CPU are stopped, so program execution is frozen. But the clock to the serial, timer and interrupt blocks is not stopped, and these blocks continue operating.

Timer Control

Bit:	7	6	5	4	3	2	1	0
20	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0

Mnemonic: TCON

Address: 88h

W77E532/W77E532A

nuvoTon

- TF1: Timer 1 overflow flag: This bit is set when Timer 1 overflows. It is cleared automatically when the program does a timer 1 interrupt service routine. Software can also set or clear this bit.
- TR1: Timer 1 run control: This bit is set or cleared by software to turn timer/counter on or off.
- TF0: Timer 0 overflow flag: This bit is set when Timer 0 overflows. It is cleared automatically when the program does a timer 0 interrupt service routine. Software can also set or clear this bit.
- TR0: Timer 0 run control: This bit is set or cleared by software to turn timer/counter on or off.
- IE1: Interrupt 1 edge detect: Set by hardware when an edge/level is detected on INT1. This bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. Otherwise it follows the pin.
- IT1: Interrupt 1 type control: Set/cleared by software to specify falling edge/ low level triggered external inputs.
- IE0: Interrupt 0 edge detect: Set by hardware when an edge/level is detected on INT0. This bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. Otherwise it follows the pin.
- IT0: Interrupt 0 type control: Set/cleared by software to specify falling edge/ low level triggered external inputs.



GATE: Gating control: When this bit is set, Timer/counter x is enabled only while INTx pin is high and TRx control bit is set. When cleared, Timer x is enabled whenever TRx control bit is set.

 C/\overline{T} : Timer or Counter Select: When cleared, the timer is incremented by internal clocks. When set , the timer counts high-to-low edges of the Tx pin.

M1, M0: Mode Select bits:

M1 M0 MODE

- 0 0 Mode 0: 8-bits with 5-bit prescale.
- 0 1 Mode 1: 16-bits, no prescale.
- 1 0 Mode 2: 8-bits with auto-reload from THx
- 1 1 Mode 3: (Timer 0) TL0 is an 8-bit timer/counter controlled by the standard Timer 0 control bits. TH0 is a 8-bit timer only controlled by Timer 1 control bits. (Timer 1) Timer/counter is stopped.

Timer 0 LSB									
	Bit:	7	6	5	4	3	2	1	0
		TL0.7	TL0.6	TL0.5	TL0.4	TL0.3	TL0.2	TL0.1	TL0.0
	Mnemor	nic: TL0				Ac	dress: 8A	h	
TL0.7–0: Timer () LSB								
Timer 1 LSB									
	Bit:	7	6	5	4	3	2	1	0
		TL1.7	TL1.6	TL1.5	TL1.4	TL1.3	TL1.2	TL1.1	TL1.0
	Mnemor	nic: TL1				Ac	dress: 8E	3h	
TL1.7–0: Timer 2	I LSB								
Timer 0 MSB									
	Bit:	7	6	5	4	3	2	1	0
		TH0.7	TH0.6	TH0.5	TH0.4	TH0.3	TH0.2	TH0.1	TH0.0
	Mnemor	nic: TH0	<u>.</u>			Ac	ldress: 80	Ch	1 cm
TH0.7–0: Timer	0 MSB								
Timer 1 MSB									
	Bit:	7	6	5	4	3	2	1	0
		TH1.7	TH1.6	TH1.5	TH1.4	TH1.3	TH1.2	TH1.1	TH1.0
	Mnemor	nic: TH1	L	1	1	Ac	ldress: 8D	Dh	
TH1.7–0: Timer	1 MSB								
Clock Control									
	Bit:	7	6	5	4	3	2	1	0
		WD1	WD0	T2M	T1M	TOM	MD2	MD1	MD0

WD1-0: Watchdog timer mode select bits: These bits determine the time-out period for the watchdog timer. In all four time-out options the reset time-out is 512 clocks more than the interrupt timeout period. No long

- 14 -

WD1	WD0	INTERRUPT TIME-OUT	RESET TIME-OUT
0	0	2 ¹⁷	2 ¹⁷ + 512
0	1	2 ²⁰	2 ²⁰ + 512
1	0	2 ²³	2 ²³ + 512
1	1	2 ²⁶	2 ²⁶ + 512

- T2M: Timer 2 clock select: When T2M is set to 1, timer 2 uses a divide by 4 clock, and when set to 0 it uses a divide by 12 clock.
- T1M: Timer 1 clock select: When T1M is set to 1, timer 1 uses a divide by 4 clock, and when set to 0 it uses a divide by 12 clock.
- T0M: Timer 0 clock select: When T0M is set to 1, timer 0 uses a divide by 4 clock, and when set to 0 it uses a divide by 12 clock.
- MD2–0: Stretch MOVX select bits: These three bits are used to select the stretch value for the MOVX instruction. Using a variable MOVX length enables the user to access slower external memory devices or peripherals without the need for external circuits. The RD or WR strobe will be stretched by the selected interval. When accessing the on-chip SRAM, the MOVX instruction is always in 2 machine cycles regardless of the stretch setting. By default, the stretch has value of 1. If the user needs faster accessing, then a stretch value of 0 should be selected.

MD2	MD1	MD0	Stretch value	MOVX duration
0	0	0	0	2 machine cycles
0	0	1	1	3 machine cycles (Default)
0	1	0	2	4 machine cycles
0	1	1	3	5 machine cycles
1	0	0	4	6 machine cycles
1	0	1	5	7 machine cycles
1	1	0	6	8 machine cycles
1	1	1	7	9 machine cycles

Publication Release Date: June 30, 2009 Revision A10

Bit:76543210P1.7P1.6P1.5P1.4P1.3P1.2P1.1P1Mnemonic: P1Address: 90hAddress: 90hF1.7-0: General purpose I/O port. Most instructions will read the port pins in case of a port access, however in case of read-modify-write instructions, the port latch is read. Some also have alternate input or output functions. This alternate functions are described below:P1.0: T2External I/O for Timer/Counter 2P1.1: T2EX Timer/Counter 2 Capture/Reload TriggerP1.2: RXD1Serial Port 1 ReceiveP1.3: TXD1P1.3: TXD1Serial Port 1 ReceiveP1.3: TXD1P1.5: INT3External Interrupt 2P1.5: INT3External Interrupt 4P1.7: INT5External Interrupt 5External Interrupt 5External Interrupt 5External Interrupt 5IES: External Interrupt 5 flag. Set by hardware when a falling edge is detected on INT5.IE4: External Interrupt 5 flag. Set by hardware when a falling edge is detected on INT5.IE4: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT3.										
P1.7P1.6P1.5P1.4P1.3P1.2P1.1P1Mnemonic: P1Address: 90hP1.7-0: General purpose I/O port. Most instructions the port pins in case of a port access, however in case of read-modify-write instructions, the port latch is read. Some also have alternate input or output functions. This alternate functions are described below:P1.7-0: Seneral purpose I/O port. Most instructions, the port latch is read. Some also have alternate input or output functions. This alternate functions are described below:P1.0: T2External I/O for Timer/Counter 2P1.1: T2EX Timer/Counter 2 Capture/Reload TriggerP1.2: RXD1 Serial Port 1 TransmitP1.4: INT2P1.5: INT3External Interrupt 2P1.5: INT3External Interrupt 4P1.7: INT5External Interrupt 5External Interrupt FlagBit:765IE3: External Interrupt 5 flag. Set by hardware when a falling edge is detected on INT5.IE4: External Interrupt 3 flag. Set by hardware when a falling edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT3.IE2: External Interrupt 2 flag. Set	Port 1					33.				
Mnemonic: P1Address: 90hP1.7-0: General purpose I/O port. Most instructions will read the port pins in case of a port access, however in case of read-modify-write instructions, the port latch is read. Some also have alternate input or output functions. This atternate functions are described below:P1.0: T2External I/O for Timer/Counter 2 P1.1: T2EX Timer/Counter 2 Capture/Reload Trigger P1.2: RXD1 Serial Port 1 Transmit P1.4: INT2 External Interrupt 2 P1.5: INT3 External Interrupt 3 P1.6: INT4 External Interrupt 4 P1.7: INT5 External Interrupt 5External Interrupt Flag Bit:76543210IE5: External Interrupt 5 IB2: External Interrupt 5 IB3: Set by hardware when a falling edge is detected on INT5. IE4: External Interrupt 3 flag. Set by hardware when a falling edge is detected on INT5.IE4: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3. IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a falling e		Bit:		ł		4			-	0
P1.7–0: General purpose I/O port. Most instructions will read the port pins in case of a port access, however in case of read-modify-write instructions, the port latch is read. Some also have alternate input or output functions. This alternate functions are described below:P1.0:12External I/O for Timer/Counter 2P1.1:T2EX Timer/Counter 2 Capture/Reload TriggerP1.2:RXD1 Serial Port 1 ReceiveP1.3:TXD1 Serial Port 1 ReceiveP1.4:INT2External Interrupt 2P1.5:INT3External Interrupt 3P1.6:INT4External Interrupt 5External Interrupt FlagBit:7Mnemonic: EXIFMnemonic: EXIFAddress: 91hIE5: External Interrupt 3 flag. Set by hardware when a falling edge is detected on INT5.IE4: External Interrupt 4 flag. Set by hardware when a rising edge is detected on INT4.IE3: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3.IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT4.IE3: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT4.IE3: External Interrupt 2 flag. Set by hardware when a falling edge is det			P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
access, however in case of read-modify-write instructions, the port latch is read. Some also have alternate input or output functions. This alternate functions are described below: P1.0: T2 External I/O for Timer/Counter 2 P1.1: T2EX Timer/Counter 2 Capture/Reload Trigger P1.2: RXD1 Serial Port 1 Receive P1.3: TXD1 Serial Port 1 Transmit P1.4: INT2 External Interrupt 2 P1.5: INT3 External Interrupt 3 P1.6: INT4 External Interrupt 4 P1.7: INT5 External Interrupt 5 External Interrupt Flag Bit: 7 6 5 4 3 2 1 00 IE5 IE4 IE3 IE2 Mnemonic: EXIF Address: 91h IE5: External Interrupt 5 flag. Set by hardware when a falling edge is detected on INT5. IE4: External Interrupt 3 flag. Set by hardware when a falling edge is detected on INT5. IE2: External Interrupt 3 flag. Set by hardware when a rising edge is detected on INT5. IE2: External Interrupt 3 flag. Set by hardware when a falling edge is detected on INT5. IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT5. IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT5. IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3. IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT3. IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT3. IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT2. Port 4 Control Register A Bit: 7 6 5 4 3 2 1 00 Mnemonic: P4CONA Address: 92h Port 4 Control Register B Bit: 7 6 5 4 3 2 1 00 P43M1 P43M0 P43C1 P43C0 P42M1 P42M0 P42C1 P42		Mnemo	nic: P1				Ad	ddress: 90)h	
P1.1 : T2EX Timer/Counter 2 Capture/Reload Trigger P1.2 : RXD1 Serial Port 1 Receive P1.3 : TXD1 Serial Port 1 Transmit P1.4 : INT2 External Interrupt 2 P1.5 : INT3 External Interrupt 3 P1.6 : INT4 External Interrupt 4 P1.7 : INT5 External Interrupt 5External Interrupt FlagBit: 7 6 5 4 3 2 1 00 IE5 IE4 IE3 IE2 Mnemonic: EXIFAddress: 91hIE5: External Interrupt 5 flag. Set by hardware when a falling edge is detected on INT5 . IE4: External Interrupt 4 flag. Set by hardware when a rising edge is detected on INT3 . IE2: External Interrupt 3 flag. Set by hardware when a falling edge is detected on INT3 . IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT3 . IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3 . IE2: External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3 . IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT3 . IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT3 . IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT3 . IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT3 . IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT4.Port 4 Control Register ABit: 7 6 5 4 3 2 1 00Memonic: P4CONAAddress: 92hPort 4 Control Register BBit: 7 6 5 4 3 2 1 00Pdi Mil P43M0 P43C1 P43C0 P42M1 P42M0 P42C1 P42	access	, howeve	r in case	of read-m	odify-write	e instructio	ons, the p	ort latch	is read. S	Some pin
P1.7 : $\overline{INT5}$ External Interrupt 5 External Interrupt Flag Bit: 7 6 5 4 3 2 1 0 $\overline{IE5}$ $\overline{IE4}$ $\overline{IE3}$ $\overline{IE2}$	P1.1 : T2 P1.2 : RX P1.3 : TX P1.4 : IN P1.5 : ĪN	EX Time (D1 Seria (D1 Seria (D1 Seria) (D1 S	r/Counter I Port 1 R I Port 1 Ti nal Interru	2 Capture eceive ansmit upt 2 upt 3		rigger				
External Interrupt Flag Bit: 7 6 5 4 3 2 1 0 IE5 IE4 IE3 IE2 -				•						
Bit:76543210IE5IE4IE3IE2Mnemonic:EXIFAddress:91hIE5:External Interrupt 5 flag. Set by hardware when a falling edge is detected on INT5.IE4:External Interrupt 4 flag. Set by hardware when a rising edge is detected on INT3.IE2:External Interrupt 2 flag. Set by hardware when a falling edge is detected on INT3.IE2:External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT3.Port 4 Control Register ABit:76543210Mnemonic:P4CONAP41C1P41C0P40M1P40M0P40C1P40Mnemonic:P4CONAAddress:92hPort 4 Control Register BBit:76543210Mnemonic:P42ONAP43M1P43M0P43C1P43C0P42M1P42M0P42C1P42										
Mnemonic: EXIF Address: 91h IE5: External Interrupt 5 flag. Set by hardware when a falling edge is detected on INT5 . IE4: External Interrupt 4 flag. Set by hardware when a rising edge is detected on INT4. IE3: External Interrupt 3 flag. Set by hardware when a falling edge is detected on INT3 . IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT3 . IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT3 . IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT2. Port 4 Control Register A Bit: 7 6 5 4 3 2 1 0 Mnemonic: P4CONA Address: 92h Port 4 Control Register B Bit: 7 6 5 4 3 2 1 0 Mnemonic: P4CONA Address: 92h Address: 92h Address: 92h Port 4 Control Register B Bit: 7 6 5 4 3 2 1 0 P43M1 P43M0 P43C1 P43C0 P42M1 P42M0 P42C1 P42M1			7	6	5	4	3	2	1	0
IE5: External Interrupt 5 flag. Set by hardware when a falling edge is detected on $\overline{INT5}$.IE4: External Interrupt 4 flag. Set by hardware when a rising edge is detected on $\overline{INT3}$.IE3: External Interrupt 3 flag. Set by hardware when a falling edge is detected on $\overline{INT3}$.IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on $\overline{INT3}$.Port 4 Control Register ABit:76543210P41M1P41M0P41C1P41C0P40M1P40M0P40C1P40Mnemonic: P4CONAAddress: 92hAddress: 92hPort 4 Control Register BBit:76543210P43M1P43M0P43C1P43C0P42M1P42M0P42C1P42			IE5	IE4	IE3	IE2	-	-	-	- 3
IE4: External Interrupt 4 flag. Set by hardware when a rising edge is detected on INT4.IE3: External Interrupt 3 flag. Set by hardware when a falling edge is detected on INT3 .IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT2.Port 4 Control Register ABit:76543210P41M1P41M0P41C1P41C0P40M1P40M0P40C1P40Mnemonic: P4CONAAddress: 92hPort 4 Control Register BBit:76543210P43M1P43M0P43C1P43C0P42M1P42M0P42C1P42		Mne	monic: EX	(IF			Addre	ess: 91h		
Port 4 Control Register A Bit: 7 6 5 4 3 2 1 0 P41M1 P41M0 P41C1 P41C0 P40M1 P40M0 P40C1 P40 Mnemonic: P4CONA Address: 92h Port 4 Control Register B Bit: 7 6 5 4 3 2 1 0 Port 4 Control Register B Part A 3 2 1 0 Bit: 7 6 5 4 3 2 1 0 Port 4 Control Register B Part A 3 2 1 0 Bit: 7 6 5 4 3 2 1 0 P43M1 P43M0 P43C1 P43C0 P42M1 P42M0 P42C1 P42	IE4: External Int	errupt 4 fl	ag. Set by	v hardware	e when a r	ising edge	e is detect	ed on INT	4.	
Bit: 7 6 5 4 3 2 1 0 P41M1 P41M0 P41C1 P41C0 P40M1 P40M0 P40C1 P40 Mnemonic: P4CONA Address: 92h Address: 92h Bit: 7 6 5 4 3 2 1 0 Port 4 Control Register B Bit: 7 6 5 4 3 2 1 0 P43M1 P43M0 P43C1 P43C0 P42M1 P42M0 P42C1 P42	IE2: External Int	errupt 2 fl	ag. Set by	hardware	e when a r	ising edge	e is detect	ed on INT	2.	
P41M1 P41M0 P41C1 P41C0 P40M1 P40M0 P40C1 P40 Mnemonic: P4CONA Address: 92h Address: 92h Port 4 Control Register B Bit: 7 6 5 4 3 2 1 0 P43M1 P43M0 P43C1 P43C0 P42M1 P42M0 P42C1 P42	Port 4 Control	-		_						_
Mnemonic: P4CONA Address: 92h Port 4 Control Register B Bit: 7 6 5 4 3 2 1 0 P43M1 P43M0 P43C1 P43C0 P42M1 P42M0 P42C1 P42		Bit:	[r						0
Port 4 Control Register B Bit: 7 6 5 4 3 2 1 0 P43M1 P43M0 P43C1 P43C0 P42M1 P42M0 P42C1 P42			P41M1	P41M0	P41C1	P41C0				P40C0
Bit: 7 6 5 4 3 2 1 0 P43M1 P43M0 P43C1 P43C0 P42M1 P42M0 P42C1 P42		Mnemo	nic: P4CO	NA			Ad	ddress: 92	2h	
P43M1 P43M0 P43C1 P43C0 P42M1 P42M0 P42C1 P42	Port 4 Control	-								
		Bit:		1		-			-	0
Mnemonic: P4CONB Address: 93h			P43M1	P43M0	P43C1	P43C0	P42M1	P42M0	P42C1	P42C0
		Mnemo	nic: P4CO	NB			Ad	ddress: 93	Bh	

BIT NAME	FUNCTION
	Port 4 alternate modes.
	=00: Mode 0. P4.x is a general purpose I/O port which is the same as Port 1.
P4xM1, P4xM0	=01: Mode 1. P4.x is a Read Strobe signal for chip select purpose. The address range depends on the SFR P4xAH, P4xAL and bits P4xC1, P4xC0.
	=10: Mode 2. P4.x is a Write Strobe signal for chip select purpose. The address range depends on the SFR P4xAH, P4xAL and bits P4xC1, P4xC0.
	=11: Mode 3. P4.x is a Read/Write Strobe signal for chip select purpose. The address range depends on the SFR P4xAH, P4xAL and bits P4xC1, P4xC0
	Port 4 Chip-select Mode address comparison:
	=00: Compare the full address (16 bits length) with the base address registers P4xAH and P4xAL.
P4xC1, P4xC0	=01: Compare the 15 high bits (A15-A1) of address bus with the base address registers P4xAH and P4xAL.
	=10: Compare the 14 high bits (A15-A2) of address bus with the base address registers P4xAH and P4xAL.
	=11: Compare the 8 high bits (A15-A8) of address bus with the base address registers P4xAH and P4xAL.

P4.0 Base Address Low Byte Register

Bit:	7	6	5	4	3	2	1	0
	A7	A6	A5	A4	A3	A2	A1	A0
Mne	monic: P4	IOAL			Addre	ess: 94h		
P4.0 Base Address High	Byte Re	gister						
Bit:	7	6	5	4	3	2	1	0
	A15	A14	A13	A12	A11	A10	A9	A8
Mne	monic: P4	IOAH			Addre	ess: 95h		
P4.1 Base Address Low	Byte Reg	gister						
Bit:	7	6	5	4	3	2	1	0
	A7	A6	A5	A4	A3	A2	A1	A0
Mne	monic: P4	1AL			Addre	ess: 96h		
P4.1 Base Address High	Byte Re	gister						
Bit:	7	6	5	4	3	2	1	0
	A15	A14	A13	A12	A11	A10	A9	A8
Mne	monic: P4	IAH			Addre	ess: 97h		

Publication Release Date: June 30, 2009 Revision A10

Serial Port Control

Bit:	7	6	5	4	3	2	1	0
	SM0/FE	SM1	SM2	REN	TB8	RB8	ΤI	RI
Mn	emonic: SC	ON	1	122 S	Addre	ess: 98h		

SM0/FE: Serial port 0, Mode 0 bit or Framing Error Flag: The SMOD0 bit in PCON SFR determines whether this bit acts as SM0 or as FE. The operation of SM0 is described below. When used as FE, this bit will be set to indicate an invalid stop bit. This bit must be manually cleared in software to clear the FE condition.

SM1: Serial port Mode bit 1:

SM0	SM1	Mode	Description	Length	Baud rate
0	0	0	Synchronous	8	4/12 Tclk
0	1	1	Asynchronous	10	Variable
1	0	2	Asynchronous	11	64/32 Tclk
1	1	3	Asynchronous	11	Variable

- SM2: Multiple processors communication. Setting this bit to 1 enables the multiprocessor communication feature in mode 2 and 3. In mode 2 or 3, if SM2 is set to 1, then RI will not be activated if the received 9th data bit (RB8) is 0. In mode 1, if SM2 = 1, then RI will not be activated if a valid stop bit was not received. In mode 0, the SM2 bit controls the serial port clock. If set to 0, then the serial port runs at a divide by 12 clock of the oscillator. This gives compatibility with the standard 8052. When set to 1, the serial clock become divide by 4 of the oscillator clock. This results in faster synchronous serial communication.
- REN: Receive enable: When set to 1 serial reception is enabled, otherwise reception is disabled.
- TB8: This is the 9th bit to be transmitted in modes 2 and 3. This bit is set and cleared by software as desired.
- RB8: In modes 2 and 3 this is the received 9th data bit. In mode 1, if SM2 = 0, RB8 is the stop bit that was received. In mode 0 it has no function.
- TI: Transmit interrupt flag: This flag is set by hardware at the end of the 8th bit time in mode 0, or at the beginning of the stop bit in all other modes during serial transmission. This bit must be cleared by software.
- RI: Receive interrupt flag: This flag is set by hardware at the end of the 8th bit time in mode 0, or halfway through the stop bits time in the other modes during serial reception. However the restrictions of SM2 apply to this bit. This bit can be cleared only by software.

Serial Data Buffer

Bit:	7	6	5	4	3	2	1	0
	SBUF.7	SBUF.6	SBUF.5	SBUF.4	SBUF.3	SBUF.2	SBUF.1	SBUF.0

Mnemonic: SBUF

Address: 99h

SBUF.7-0: Serial data on the serial port 0 is read from or written to this location. It actually consists of two separate internal 8-bit registers. One is the receive resister, and the other is the transmit buffer. Any read access gets data from the receive data buffer, while write access is to the transmit data buffer.

P4.2 Base Address I	.ow Byte Re	gister						
Bi	t: 7	6	5	4	3	2	1	0
	A7	A6	A5	A4	A3	A2	A1	A0
I	Mnemonic: P	42AL		NO.	Addre	ess: 9Ah		
P4.2 Base Address I	ligh Byte Re	gister						
Bi	t: 7	6	5	4	3	2	1	0
	A15	A14	A13	A12	A11	A10	A9	A8
I	Mnemonic: P	42AH			Addre	ess: 9Bh	an.	
P4.3 Base Address I	.ow Byte Re	gister						
Bi	t: 7	6	5	4	3	2	21	0
	A7	A6	A5	A4	A3	A2	A1	A0
I	Anemonic: P	43AL			Addre	ess: 9Ch	23	26
P4.3 Base Address I	ligh Byte Re	gister						
Bi	t: 7	6	5	4	3	2	1	0
	A15	A14	A13	A12	A11	A10	A9	A8
I	Anemonic: P	43AH			Addre	ess: 9Dh		
ISP Control Registe	r							
Bit:	7	6	5	4	3	2	1	0
	SWRST/HV	VВ -	LDAP	-	-	-	LDSEL	ENP
Mne	emonic: CHP	CON			A	ddress: 9I	⁻ h	

- SWRST/HWB: Set this bit to launch a whole device reset that is same as asserting high to RST pin, micro controller will be back to initial state and clear this bit automatically. To read this bit, its alternate function to indicate the ISP hardware reboot mode is invoking when read it in high.
- LDAP: This bit is Read Only. High: device is executing the program in LDFLASH. Low: device is executing the program in APFLASHs.
- LDSEL: Loader program residence selection. Set to high to route the device fetching code from LDFLASH.
- ENP: In System Programming Mode Enable. Set this be to launch the ISP mode. Device will operate ISP procedures, such as Erase, Program and Read operations, according to correlative SFRs settings. During ISP mode, device achieves ISP operations by the way of IDLE state. In the other words, device is not indeed in IDLE mode is set bit PCON.1 while ISP is enabled. Clear this bit to disable ISP mode, device get back to normal operation including IDLE state.



Software Reset

Set CHPCON = 0X83, timer and enter IDLE mode. CPU will reset and restart from APFLASH after time out.

Port 2

Bit:	7	6	5	4	3	2	1	0
	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0
N 4					Va.	Jalua a a A C		

Mnemonic: P2

Address: A0h

P2.7-0: Port 2 is a bi-directional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.

Port 4 Chip-select Polarity

Bit:	7	6	5	4	3	2	201	0
	P43INV	P42INV	P42INV	P40INV	-	-	6	POUP

Mnemonic: P4CSIN

Address: A2h

P4xINV: The active polarity of P4.x when set it as chip-select signal. High = Active High. Low = Active Low.

POUP: Enable Port 0 weak pull up.

Port 4

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	P4.3	P4.2	P4.1	P4.0

Mnemonic: P4

Address: A5h

P4.3-0: Port 4 is a bi-directional I/O port with internal pull-ups. Port 4 can not use bit-addressable instruction (SETB or CLR).

Interi	upt Enable								
	Bit:	7	6	5	4	3	2	1	0
		EA	ES1	ET2	ES	ET1	EX1	ET0	EX0
	Mnemor	nic: IE				Ad	ddress: A8	3h	
EA:	Global enable. Enable/disable all interrupts except for PFI.								
ES1:	Enable Serial Port	1 interrup	t.						
ET2:	Enable Timer 2 inte	errupt.							
ES:	Enable Serial Port 0 interrupt.								
ET1:	Enable Timer 1 inte	errupt							
EX1:	Enable external inte	errupt 1							

- ET0: Enable Timer 0 interrupt
- EX0: Enable external interrupt 0

W77E532/W77E532A

nuvoTon



ISP Address Low Byte

ſ

0

DCP10

Bit:	7	6	5	4	3	2	1	0		
	A7	A6	A5	A4	A3	A2	A1	A0		
Mnemoni	c: SFRAL			Address: Ach						

0

1

0

1

Low byte destination address for In System Programming operations. SFRAH and SFRAL address a specific ROM bytes for erasure, Description or read.

1

0

1

ISP Address High Byte

ISP Address High Dyte											
Bit:	7	6	5	4	3	2	1	0			
	A15	A14	A13	A12	A11	A10	A9	A8			
Mnem	onic: SFR	AH				Addr	ess: Adh				
High byte destination address for In System Programming operations. SFRAH and SFRAL address a specific ROM bytes for erasure, Description or read.											
ISP Data Buffer Bit:	7	6	5	4	3	2		0			
Dit.	D7	D6	D5	D4	D3	D2	D1	D0			
Mnemonic: SFRFD Address: Aeh In ISP mode, read/write a specific byte ROM content must go through SFRFD register.											
ISP Operation Modes											
Bit:	7	6	5	4	3	2	1	0			
	BANK	WFWIN	NOE	NCE	CTRL3	CTRL2	CTRL1	CTRL0			

Mnemonic: SFRCN

Address: Afh

BANK: Select APFLASH banks for ISP. Set it 1 access to APFLASH1, clear it to APFLASH0.

WFWIN: Destenation ROM bank for programming, erasure and read. 0 = APFLASHx, 1 = LDFLASH. NOE: Flash EPROM output enable.

NCE: Flash EPROM chip enable.

CTRL[3:0]: Mode Selection.

ISP MODE	BANK	WFWIN	NOE	NCE	CTRL<3:0>	SFRAH, SFRAL	SFRFD
Erase 4KB LDFLASH	0	1	1	0	0010	Х	Х
Erase 64K APFLASH0	0	0	1	0	0010	Х	Х
Erase 64K APFLASH1	1	0	1	0	0010	Х	Х
Program 4KB LDFLASH	0	1	1	0	0001	Address in	Data in
Program 64KB APFLASH0	0	0	1	0	0001	Address in	Data in
Program 64KB APFLASH1	1	0	1	0	0001	Address in	Data in
Read 4KB LDFLASH	0	1	0	0	0000	Address in	Data out
Read 64KB APFLASH0	0	0	0	0	0000	Address in	Data out
Read 64KB APFLASH1	1	0	0	0	0000	Address in	Data out

Port 3									
	Bit:	7	6	5	4	3	2	1	0
		P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0
N	Inemor	nic: P3			S S	Ac	ddress: B()h	
P3.7-0: General p alternate fu					as an alf	ernate in	put or ou	itput fund	tion. The
P3.7 P3.6 P3.5 P3.4 P3.3 P3.2 P3.1 P3.0	RD WR T1 T0 INT1 INT0 TxD RxD	Strobe for Timer/co Timer/co External External Serial po	or read fro or write to ounter 1 ex ounter 0 ex interrupt interrupt ort 0 output ort 0 input	external xternal co xternal co 1 0	RAM unt input				
Interrupt Priority								5	S.S.
	Bit:	7	6	5	4	3	2	1	0
		-	PS1	PT2	PS	PT1	PX1	PT0	PX0
Ν	Inemo	nic: IP				Ac	ddress: B8	3h	
 IP.7: This bit is un PS1: This bit define PT2: This bit define PS: This bit define PT1: This bit define PX1: This bit define PT0: This bit define PX0: This bit define 	nes the nes the nes the nes the nes the nes the	Serial po Timer 2 i Serial po Timer 1 i External Timer 0 i	rt 1 interru nterrupt pi rt 0 interru nterrupt pi interrupt 1 nterrupt pi	ipt priority riority. PT ipt priority riority. PT priority. PT riority. PT	2 = 1 sets 2 PS = 1 s 1 = 1 sets PX1 = 1 sets 0 = 1 sets	it to highe tets it to hi it to highe ts it to highe it to highe	er priority l igher prior er priority l gher priori er priority l	evel. ity level. evel. ty level. evel.	
Slave Address Ma	ask Ena	able							
	Bit:	7	6	5	4	3	2	1	0
	Mne	monic: SA	DEN			Addre	ess: B9h		
SADEN: This regi	ster en	ables the	Automatio	c Address	Recogni	tion featur	re of the S	Serial por	t 0. When

SADEN: This register enables the Automatic Address Recognition feature of the Serial port 0. When a bit in the SADEN is set to 1, the same bit location in SADDR will be compared with the incoming serial data. When SADEN.n is 0, then the bit becomes a "don't care" in the comparison. This register enables the Automatic Address Recognition feature of the Serial port 0. When all the bits of SADEN are 0, interrupt will occur for any incoming address.

Slave Address Mask Enable 1



SADEN1:This register enables the Automatic Address Recognition feature of the Serial port 1. When a bit in the SADEN1 is set to 1, the same bit location in SADDR1 will be compared with the incoming serial data. When SADEN1.n is 0, then the bit becomes a "don't care" in the comparison. This register enables the Automatic Address Recognition feature of the Serial port 1. When all the bits of SADEN1 are 0, interrupt will occur for any incoming address.

Serial Port Control 1

Bit:	7	6	5	4	3	2	all.	0
	SM0_1/FE_1	SM1_1	SM2_1	REN_1	TB8_1	RB8_1	TI_1	RI_1
	Mnemon	ic: SCON1			Ad	dress: C0h	0	2

SM0_1/FE_1: Serial port 1, Mode 0 bit or Framing Error Flag 1: The SMOD0 bit in PCON SFR determines whether this bit acts as SM0_1 or as FE_1. the operation of SM0_1 is described below. When used as FE_1, this bit will be set to indicate an invalid stop bit. This bit must be manually cleared in software to clear the FE_1 condition.

SM1_1: Serial port 1 Mode bit 1:

SM0_1 S	M1_1	Mode	Description	Length	Baud rate
0	0	0	Synchronous	8	4/12 Tclk
0	1	1	Asynchronous	10	variable
1	0	2	Asynchronous	11	64/32 Tclk
1	1	3	Asynchronous	11	variable

SM2_1: Multiple processors communication. Setting this bit to 1 enables the multiprocessor communication feature in mode 2 and 3. In mode 2 or 3, if SM2_1 is set to 1, then RI_1 will not be activated if the received 9th data bit (RB8_1) is 0. In mode 1, if SM2_1 = 1, then RI_1 will not be activated if a valid stop bit was not received. In mode 0, the SM2_1 bit controls the serial port 1 clock. If set to 0, then the serial port 1 runs at a divide by 12 clock of the oscillator. This gives compatibility with the standard 8052. When set to 1, the serial clock become divide by 4 of the oscillator clock. This results in faster synchronous serial communication.

REN_1: Receive enable: When set to 1 serial reception is enabled, otherwise reception is disabled.

- TB8_1: This is the 9th bit to be transmitted in modes 2 and 3. This bit is set and cleared by software as desired.
- RB8_1: In modes 2 and 3 this is the received 9th data bit. In mode 1, if SM2_1 = 0, RB8_1 is the stop bit that was received. In mode 0 it has no function.
- TI_1: Transmit interrupt flag: This flag is set by hardware at the end of the 8th bit time in mode 0, or at the beginning of the stop bit in all other modes during serial transmission. This bit must be cleared by software.

RI_1: Receive interrupt flag: This flag is set by hardware at the end of the 8th bit time in mode 0, or halfway through the stop bits time in the other modes during serial reception. However the restrictions of SM2_1 apply to this bit. This bit can be cleared only by software.

Serial Data Buffer 1



SBUF1.7-0: Serial data of the serial port 1 is read from or written to this location. It actually consists of two separate 8-bit registers. One is the receive resister, and the other is the transmit buffer. Any read access gets data from the receive data buffer, while write accesses are to the transmit data buffer.

WSCON



WS: Wait State Signal Enable. Setting this bit enables the \overline{WAIT} signal on P4.0. The device will sample the wait state control signal \overline{WAIT} via P4.0 during MOVX instruction. This bit is time access protected.

TA REG	C7H	
WSCON	REG	C2H
CKCON	REG	8EH
MOV		TA, #AAH
MOV		TA, #55H
ORL		WSCON, #10000000B ; Set WS bit and stretch value = 0 to enable wait signal.

Power Management Register

Bit:	7	6	5	4	3	2	1	0
	CD1	CD0	SWB	-	-	ALE-OFF	-	DME0
	Mnemon	nic: PMR			Ad	dress: C4h		

CD1, CD0: Clock Divide Control. These bit selects the number of clocks required to generate one machine cycle. There are three modes including divide by 4, 64 or 1024. Switching between modes must first go back divide by 4 mode. For instance, to go from 64 to 1024 clocks/machine cycle the device must first go from 64 to 4 clocks/machine cycle, and then from 4 to 1024 clocks/machine cycle.

CD1,	CD0	CLOCKS/MACHINE CYCLE
0	0	Reserved
0	1	4
1	0	64
1	1	1024

- SWB: Switchback Enable. Setting this bit allows an enabled external interrupt or serial port activity to force the CD1, CD0 to divide by 4 state (0, 1). The device will switch modes at the start of the jump to interrupt service routine while a external interrupt is enabled and actually recongnized by microcontroller. While a serial port reception, the switchback occurs at the start of the instruction following the falling edge of the start bit.
- ALEOFF: This bit disables the expression of the ALE signal on the device pin during all on-board program and data memory accesses. External memory accesses will automatically enable ALE independent of ALEOFF.

0 = ALE expression is enable; 1 = ALE expression is disable

DME0: This bit determines the on-chip MOVX SRAM to be enabled or disabled. Set this bit to 1 will enable the on-chip 1KB MOVX SRAM.

Status Register

Bit:	7	6	5	4	3	2	1	0
	-	HIP	LIP	XTUP	SPTA1	SPRA1	SPTA0	SPRA0

Mnemonic: STATUS

Address: C5h

- HIP: High Priority Interrupt Status. When set, it indicates that software is servicing a high priority interrupt. This bit will be cleared when the program executes the corresponding RETI instruction.
- LIP: Low Priority Interrupt Status. When set, it indicates that software is servicing a low priority interrupt. This bit will be cleared when the program executes the corresponding RETI instruction.
- XTUP: Crystal Oscillator Warm-up Status. When set, this bit indicates CPU has detected clock to be ready. Each time the crystal oscillator is restarted by exit from power down mode, hardware will clear this bit. This bit is set to 1 after a power-on reset.
- SPTA1: Serial Port 1 Transmit Activity. This bit is set during serial port 1 is currently transmitting data. It is cleared when TI_1 bit is set by hardware. Changing the Clock Divide Control bits CD0, CD1 will be ignored when this bit is set to 1 and SWB = 1.
- SPRA1: Serial Port 1 Receive Activity. This bit is set during serial port 1 is currently receiving a data. It is cleared when RI_1 bit is set by hardware. Changing the Clock Divide Control bits CD0, CD1 will be ignored when this bit is set to 1 and SWB = 1.
- SPTA0: Serial Port 0 Transmit Activity. This bit is set during serial port 0 is currently transmitting data. It is cleared when TI bit is set by hardware. Changing the Clock Divide Control bits CD0, CD1 will be ignored when this bit is set to 1 and SWB = 1.
- SPRA0: Serial Port 0 Receive Activity. This bit is set during serial port 0 is currently receiving a data. It is cleared when RI bit is set by hardware. Changing the Clock Divide Control bits CD0, CD1 will be ignored when this bit is set to 1 and SWB = 1.

Timed Access

Bit:	7	6	5	4	3	2	1	0
	TA.7	TA.6	TA.5	TA.4	TA.3	TA.2	TA.1	TfA.0
Mnemor	nic: TA		1	200	Ac	dress: C7	'n	

TA: The Timed Access register controls the access to protected bits. To access protected bits, the user must first write AAH to the TA. This must be immediately followed by a write of 55H to TA. Now a window is opened in the protected bits for three machine cycles, during which the user can write to these bits.

Timer 2 Control

Bit:	7	6	5	4	3	2	1	0
	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
						XCC.		

Mnemonic: T2CON

Address: C8h

- TF2: Timer 2 overflow flag: This bit is set when Timer 2 overflows. It is also set when the count is equal to the capture register in down count mode. It can be set only if RCLK and TCLK are both 0. It is cleared only by software. Software can also set or clear this bit.
- EXF2: Timer 2 External Flag: A negative transition on the T2EX pin (P1.1) or timer 2 overflow will cause this flag to set based on the CP/RL2, EXEN2 and DCEN bits. If set by a negative transition, this flag must be cleared by software. Setting this bit in software or detection of a negative transition on T2EX pin will force a timer interrupt if enabled.
- RCLK: Receive Clock Flag: This bit determines the serial port 0 time-base when receiving data in serial modes 1 or 3. If it is 0, then timer 1 overflow is used for baud rate generation, otherwise timer 2 overflow is used. Setting this bit forces timer 2 in baud rate generator mode.
- TCLK: Transmit Clock Flag: This bit determines the serial port 0 time-base when transmitting data in modes 1 and 3. If it is set to 0, the timer 1 overflow is used to generate the baud rate clock otherwise timer 2 overflow is used. Setting this bit forces timer 2 in baud rate generator mode.
- EXEN2: Timer 2 External Enable. This bit enables the capture/reload function on the T2EX pin if Timer 2 is not generating baud clocks for the serial port. If this bit is 0, then the T2EX pin will be ignored, otherwise a negative transition detected on the T2EX pin will result in capture or reload.
- TR2: Timer 2 Run Control. This bit enables/disables the operation of timer 2. Clearing this bit will halt the timer 2 and preserve the current count in TH2, TL2.
- C / T2 : Counter/Timer Select. This bit determines whether timer 2 will function as a timer or a counter. Independent of this bit, the timer will run at 2 clocks per tick when used in baud rate generator mode. If it is set to 0, then timer 2 operates as a timer at a speed depending on T2M bit (CKCON.5), otherwise it will count negative edges on T2 pin.
- CP / RL2: Capture/Reload Select. This bit determines whether the capture or reload function will be used for timer 2. If either RCLK or TCLK is set, this bit will be ignored and the timer will function in an auto-reload mode following each overflow. If the bit is 0 then auto-reload will occur when timer 2 overflows or a falling edge is detected on T2EX pin if EXEN2 = 1. If this bit is 1, then timer 2 captures will occur when a falling edge is detected on T2EX pin if EXEN2 = 1.

- 27 -

Timed 2 Mode Control

Bit:	7	6	5	4	3	2	1	0
	HC5	HC4	HC3	HC2	T2CR	-	T2OE	DCEN
Mne	monic: T2	MOD	1	UN.	Addre	ss: C9h		

- HC5: Hardware Clear INT5 flag. Setting this bit allows the flag of external interrupt 5 to be automatically cleared by hardware while entering the interrupt service routine.
- HC4: Hardware Clear INT4 flag. Setting this bit allows the flag of external interrupt 4 to be automatically cleared by hardware while entering the interrupt service routine.
- HC3: Hardware Clear INT3 flag. Setting this bit allows the flag of external interrupt 3 to be automatically cleared by hardware while entering the interrupt service routine.
- HC3: Hardware Clear INT2 flag. Setting this bit allows the flag of external interrupt 3 to be automatically cleared by hardware while entering the interrupt service routine.
- T2CR: Timer 2 Capture Reset. In the Timer 2 Capture Mode this bit enables/disables hardware automatically reset Timer 2 while the value in TL2 and TH2 have been transferred into the capture register.
- T2OE: Timer 2 Output Enable. This bit enables/disables the Timer 2 clock out function.
- DCEN: Down Count Enable: This bit, in conjunction with the T2EX pin, controls the direction that timer 2 counts in 16-bit auto-reload mode.

Timer 2 Capture LSB

Bit:	7	6	5	4	3	2	1	0
	RCAP2L.7	RCAP2L.6	RCAP2L.5	RCAP2L.4	RCAP2L.3	RCAP2L.2	RCAP2L.1	RCAP2L.0
	Mnemonic: I	RCAP2L				Address:	Cah	

RCAP2L: This register is used to capture the TL2 value when a timer 2 is configured in capture mode. RCAP2L is also used as the LSB of a 16-bit reload value when timer 2 is configured in autoreload mode.

Timer 2 Capture MSB

Bit:	7	6	5	4	3	2	1	0
	RCAP2H.7	RCAP2H.6	RCAP2H.5	RCAP2H.4	RCAP2H.3	RCAP2H.2	RCAP2H.1	RCAP2H.0

Mnemonic: RCAP2H

Address: CBh

RCAP2H: This register is used to capture the TH2 value when a timer 2 is configured in capture mode. RCAP2H is also used as the MSB of a 16-bit reload value when timer 2 is configured in auto-reload mode.

Timer 2 LSB

TL2.7 TL2.6 TL2.5 TL2.4 TL2.3 TL2.2 TL2.1									
	TL2.0	TL2.1	TL2.2	TL2.3	TL2.4	TL2.5	TL2.6	TL2.7	

Mnemonic: TL2

Address: CCh

TL2: Timer 2 LSB

Timer 2 MSB

Publication Release Date: June 30, 2009 Revision A10

	Bit:	7	6	5	4	3	2	1	0
		TH2.7	TH2.6	TH2.5	TH2.4	TH2.3	TH2.2	TH2.1	TH2.0
	Mnemor	nic: TH2		4	2.1	Ac	dress: CI	Dh	
TH2:	Timer 2 MSB								
Program Status Word									
	Bit:	7	6	5	4	3	2	1	0
		CY	AC	F0	RS1	RS0	OV	F1	Р
Mnemonic: PSW Address: D0h									

AC: Auxiliary carry: Set when the previous operation resulted in a carry from the high order nibble.

F0: User flag 0: General purpose flag that can be set or cleared by the user.

RS.1-0: Register bank select bits:

RS1	RS0	Register bank	Address
0	0	0	00-07h
0	1	1	08-0Fh
1	0	2	10-17h
1	1	3	18-1Fh

- OV: Overflow flag: Set when a carry was generated from the seventh bit but not from the 8th bit as a result of the previous operation, or vice-versa.
- F1: User Flag 1: General purpose flag that can be set or cleared by the user by software.
- P: Parity flag: Set/cleared by hardware to indicate odd/even number of 1's in the accumulator.

Watchdog Control

Bit:	7	6	5	4	3	2	1	0
	SMOD_1	POR	-	-	WDIF	WTRF	EWT	RWT
Mner	nonic: WDCC	N		Ac	dress: D8	3h		

SMOD_1: This bit doubles the Serial Port 1 baud rate in mode 1, 2, and 3 when set to 1.

- POR: Power-on reset flag. Hardware will set this flag on a power up condition. This flag can be read or written by software. A write by software is the only way to clear this bit once it is set.
- WDIF: Watchdog Timer Interrupt Flag. If the watchdog interrupt is enabled, hardware will set this bit to indicate that the watchdog interrupt has occurred. If the interrupt is not enabled, then this bit indicates that the time-out period has elapsed. This bit must be cleared by software.
- WTRF: Watchdog Timer Reset Flag. Hardware will set this bit when the watchdog timer causes a reset. Software can read it but must clear it manually. A power-fail reset will also clear the bit. This bit helps software in determining the cause of a reset. If EWT = 0, the watchdog timer will have no affect on this bit.
- EWT: Enable Watchdog timer Reset. Setting this bit will enable the Watchdog timer Reset function.

RWT: Reset Watchdog Timer. This bit helps in putting the watchdog timer into a know state. It also helps in resetting the watchdog timer before a time-out occurs. Failing to set the EWT before time-out will cause an interrupt, if EWDI (EIE.4) is set, and 512 clocks after that a watchdog timer reset will be generated if EWT is set. This bit is self-clearing by hardware.

The WDCON SFR is set to a 0x0x0xx0b on an external reset. WTRF is set to a 1 on a Watchdog timer reset, but to a 0 on power on/down resets. WTRF is not altered by an external reset. POR is set to 1 by a power-on reset. EWT is set to 0 on a Power-on reset and unaffected by other resets.

All the bits in this SFR have unrestricted read access. POR, EWT, WDIF and RWT require Timed Access procedure to write. The remaining bits have unrestricted write accesses. Please refer TA register Description.

ТА	EG	C7H		
WDCON	REG	D8H		
CKCON	REG	8EH		
MOV	TA, #A	AH		
MOV	TA, #5	5H		
SETB	WDC	ON.0		; Reset watchdog timer
ORL	СКСОІ	N, #11000	000B	; Select 26 bits watchdog timer
MOV	TA, #A	AH		
MOV	TA, #5	5H		
ORL	WDCC	N, #0000	0010B	; Enable watchdog

Accumulator



ACC.7-0: The A (or ACC) register is the standard 8052 accumulator.

Extended Interrupt Enable

Bit:	7	6	5	4	3	2	1	0
	-	-	-	EWDI	EX5	EX4	EX3	EX2

Mnemonic:	EIE
Willion Ionio.	

Address: E8h

EIE.7-5: Reserved bits, will read high

EWDI: Enable Watchdog timer interrupt

EX5: External Interrupt 5 Enable.

EX4: External Interrupt 4 Enable.

EX3: External Interrupt 3 Enable.

EX2: External Interrupt 2 Enable.

B Register





Publication Release Date: June 30, 2009 Revision A10

7. INSTRUCTION

The W77E532A executes all the instructions of the standard 8032 family. The operation of these instructions, their effect on the flag bits and the status bits is exactly the same. However, timing of these instructions is different. The reason for this is two fold. Firstly, in the W77E532A, each machine cycle consists of 4 clock periods, while in the standard 8032 it consists of 12 clock periods. Also, in the W77E532A there is only one fetch per machine cycle i.e. 4 clocks per fetch, while in the standard 8032 there can be two fetches per machine cycle, which works out to 6 clocks per fetch.

The advantage the W77E532A has is that since there is only one fetch per machine cycle, the number of machine cycles in most cases is equal to the number of operands that the instruction has. In case of jumps and calls there will be an additional cycle that will be needed to calculate the new address. But overall the W77E532A reduces the number of dummy fetches and wasted cycles, thereby improving efficiency as compared to the standard 8032.

INSTRUCTION	CARRY	OVERFLOW	AUXILIARY CARRY	INSTRUCTION	CARRY	OVERFLOW	AUXILIARY CARRY
ADD	Х	Х	Х	CLR C	0		20 (
ADDC	Х	Х	Х	CPL C	Х		Ser
SUBB	Х	Х	Х	ANL C, bit	Х		20
MUL	0	Х		ANL C, bit	Х		8
DIV	0	Х		ORL C, bit	Х		
DA A	Х			ORL C, bit	Х		
RRC A	Х			MOV C, bit	Х		
RLC A	Х			CJNE	Х		
SETB C	1						

Table 2. Instructions that affect Flag settings

A "X" indicates that the modification is as per the result of instruction.

- 32 -

8. INSTRUCTION TIMING

The instruction timing for the W77E532A is an important aspect, especially for those users who wish to use software instructions to generate timing delays. Also, it provides the user with an insight into the timing differences between the W77E532A and the standard 8032. In the W77E532A each machine cycle is four clock periods long. Each clock period is designated a state. Thus each machine cycle is made up of four states, C1, C2 C3 and C4, in that order. Due to the reduced time for each instruction execution, both the clock edges are used for internal timing. Hence it is important that the duty cycle of the clock be as close to 50% as possible to avoid timing conflicts. As mentioned earlier, the W77E532A does one op-code fetch per machine cycle. Therefore, in most of the instructions, the number of machine cycles needed to execute the instruction is equal to the number of bytes in the instruction. Of the 256 available op-codes, 128 of them are single cycle instructions. Thus more than half of all opcodes in the W77E532A are executed in just four clock periods. Most of the two-cycle instructions are those that have two byte instruction codes. However there are some instructions that have only one byte instructions, yet they are two cycle instructions. One instruction which is of importance is the MOVX instruction. In the standard 8032, the MOVX instruction is always two machine cycles long. However in the W77E532A, the user has a facility to stretch the duration of this instruction from 2 machine cycles to 9 machine cycles. The RD and WR strobe lines are also proportionately elongated. This gives the user flexibility in accessing both fast and slow peripherals without the use of external circuitry and with minimum software overhead. The rest of the instructions are either three, four or five machine cycle instructions. Note that in the W77E532A, based on the number of machine cycles, there are five different types, while in the standard 8032 there are only three. However, in the W77E532A each machine cycle is made of only 4 clock periods compared to the 12 clock periods for the standard 8032. Therefore, even though the number of categories has increased, each instruction is at least 1.5 to 3 times faster than the standard 8032 in terms of clock periods.



Publication Release Date: June 30, 2009 Revision A10

W77E532/W77E532A

nuvoTon



Publication Release Date: June 30, 2009 Revision A10

W77E532/W77E532A

nuvoTon



Figure 6. Four Cycle Instruction Timing



Publication Release Date: June 30, 2009 Revision A10

- 35 -

MOVX Instruction

The W77E532A, like the standard 8032, uses the MOVX instruction to access external Data Memory. This Data Memory includes both off-chip memory as well as memory mapped peripherals. While the results of the MOVX instruction are the same as in the standard 8032, the operation and the timing of the strobe signals have been modified in order to give the user much greater flexibility.

The MOVX instruction is of two types, the MOVX @Ri and MOVX @DPTR. In the MOVX @Ri, the address of the external data comes from two sources. The lower 8-bits of the address are stored in the Ri register of the selected working register bank. The upper 8-bits of the address come from the port 2 SFR. In the MOVX @DPTR type, the full 16-bit address is supplied by the Data Pointer.

Since the W77E532A has two Data Pointers, DPTR and DPTR1, the user has to select between the two by setting or clearing the DPS bit. The Data Pointer Select bit (DPS) is the LSB of the DPS SFR. which exists at location 86h. No other bits in this SFR have any effect, and they are set to 0. When DPS is 0, then DPTR is selected, and when set to 1, DPTR1 is selected. The user can switch between DPTR and DPTR1 by toggling the DPS bit. The quickest way to do this is by the INC instruction. The advantage of having two Data Pointers is most obvious while performing block move operations. The accompanying code shows how the use of two separate Data Pointers speeds up the execution time for code performing the same task.

Block Move with single Data Pointer:

; SH and SL are the high and low bytes of Source Address

; DH and DL are the high and low bytes of Destination Address

: CNT is the number of bytes to be moved

Machine cycles of W77E532A

MOV R2, #CNT MOV R3, #SL MOV R4, #SH MOV R5, #DL MOV R6, #DH	; Load R2 with the count value ; Save low byte of Source Address in R3 ; Save high byte of Source address in R4 ; Save low byte of Destination Address in R5 ; Save high byte of Destination address in R6	# 2 2 2 2 2
LOOP: MOV DPL, R3 MOV DPH, R4 MOVXA, @DPTR INC DPTR MOV R3, DPL MOV R4, DPH MOV DPL, R5 MOV DPH, R6 MOVX@DPTR, A INC DPTR MOV DPL, R5 MOV DPH, R6 DJNZ R2, LOOP	 ; Load DPL with low byte of Source address ; Load DPH with high byte of Source address ; Get byte from Source to Accumulator ; Increment Source Address to next byte ; Save low byte of Source address in R3 ; Save high byte of Source Address in R4 ; Load low byte of Destination Address in DPL ; Load high byte of Destination Address in DPH ; Write data to destination ; Increment Destination Address ; Save low byte of new destination address in R5 ; Save high byte of new destination address in R6 ; Decrement count and do LOOP again if count <> 0 	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
	Publication Rele	ease 1
Machine cycles in standard 8032 = 10 + (26 * CNT)Machine cycles in W77E532A = 10 + (26 * CNT)If CNT = 50 Clock cycles in standard 8032 = ((10 + (26 * 50)) * 12 = (10 + 1300) * 12 = 15720Clock cycles in W77E532A = ((10 + (26 * 50)) * 4 = (10 + 1300) * 4 = 5240

Block Move with Two Data Pointers in W77E532A:

; SH and SL are the high and low bytes of Source Address

; DH and DL are the high and low bytes of Destination Address

; CNT is the number of bytes to be moved

Machine cycles of W77E532A # 2 2 3

		#
MOV R2, #CNT	; Load R2 with the count value	2
MOV DPS, #00h	; Clear DPS to point to DPTR	2
MOV DPTR, #DH	DL ; Load DPTR with Destination address	3
INC DPS	; Set DPS to point to DPTR1	2
MOV DPTR, #SH	SL ; Load DPTR1 with Source address	3
LOOP:		
MOVXA, @DPTR	; Get data from Source block	2
INC DPTR	; Increment source address	2
DEC DPS	; Clear DPS to point to DPTR	2
MOVX@DPTR, A	; Write data to Destination	2
INC DPTR	; Increment destination address	2
INC DPS	; Set DPS to point to DPTR1	2
DJNZ R2, LOOP	; Check if all done	3

Machine cycles in W77E532A = 12 + (15 * CNT) If CNT = 50 Clock cycles in W77E532A = (12 + (15 * 50)) * 4 = (12 + 750) * 4 = 3048

We can see that in the first program the standard 8032 takes 15720 cycles, while the W77E532A takes only 5240 cycles for the same code. In the second program, written for the W77E532A, program execution requires only 3048 clock cycles. If the size of the block is increased then the saving is even greater.

External Data Memory Access Timing:

The timing for the MOVX instruction is another feature of the W77E532A. In the standard 8032, the MOVX instruction has a fixed execution time of 2 machine cycles. However in the W77E532A, the duration of the access can be varied by the user.

The instruction starts off as a normal op-code fetch of 4 clocks. In the next machine cycle, the W77E532A puts out the address of the external Data Memory and the actual access occurs here. The user can change the duration of this access time by setting the STRETCH value. The Clock Control SFR (CKCON) has three bits that control the stretch value. These three bits are M2-0 (bits 2-0 of CKCON). These three bits give the user 8 different access time options. The stretch can be varied from 0 to 7, resulting in MOVX instructions that last from 2 to 9 machine cycles in length. Note that the stretching of the instruction only results in the elongation of the MOVX instruction, as if the state of the CPU was held for the desired period. There is no effect on any other instruction or its timing. By default,

the Stretch value is set at 1, giving a MOVX instruction of 3 machine cycles. If desired by the user the stretch value can be set to 0 to give the fastest MOVX instruction of only 2 machine cycles.

M2	M1	MO	MACHINE CYCLES	RD OR WR STROBE WIDTH IN CLOCKS	RD OR WR STROBE WIDTH @ 25 MHZ	RD OR WR STROBE WIDTH @ 40 MHZ
0	0	0	2	2	80 nS	50 nS
0	0	1	3 (default)	4	160 nS	100 nS
0	1	0	4	8	320 nS	200 nS
0	1	1	5	12	480 nS	300 nS
1	0	0	6	16	640 nS	400 nS
1	0	1	7	20	800 nS	500 nS
1	1	0	8	24	960 nS	600 nS
1	1	1	9	28	1120 nS	700 nS

Table 4. Data Memory Cycle Stretch Values



Figure 8. Data Memory Write with Stretch Value = 0

Publication Release Date: June 30, 2009 Revision A10



Figure 9. Data Memory Write with Stretch Value = 1



Figure 10. Data Memory Write with Stretch Value = 2

Publication Release Date: June 30, 2009 Revision A10

Wait State Control Signal

Either with the software using stretch value to change the required machine cycle of MOVX instruction, the W77E532A provides another hardware signal WAIT to implement the wider duration of external data access timing. This wait state control signal is the alternate function of P4.0 such that it can only be invoked to 44-pin PLCC/QFP package type. The wait state control signal can be enabled by setting WS (WSCON.7) bit. When enabled, the setting of stretch value decides the minimum length of MOVX instruction cycle and the device will sample the WAIT pin at each C3 state before the rising edge of read/write strobe signal during MOVX instruction. Once this signal being recognized, one more machine cycle (wait state cycle) will be inserted into next cycle. The inserted wait state cycles are unlimited, so the MOVX instruction cycle will end in which the wait state control signal is deactivated. Using wait state control signal allows a dynamically access timing to a selected external peripheral. The WS bit is accessed by the Timed Access Protection procedure.

Set WS bit and stretch value = 0 to enable wait signal.



9. POWER MANAGEMENT

The W77E532A has several features that help the user to control the power consumption of the device. The power saving features are basically the POWER DOWN mode, ECONOMY mode and the IDLE mode of operation.

Idle Mode

The user can put the device into idle mode by writing 1 to the bit PCON.0. The instruction that sets the idle bit is the last instruction that will be executed before the device goes into Idle Mode. In the Idle mode, the clock to the CPU is halted, but not to the Interrupt, Timer, Watchdog timer and Serial port blocks. This forces the CPU state to be frozen; the Program counter, the Stack Pointer, the Program Status Word, the Accumulator and the other registers hold their contents. The ALE and PSEN pins are held high during the Idle state. The port pins hold the logical states they had at the time Idle was activated. The Idle mode can be terminated in two ways. Since the interrupt controller is still active, the activation of any enabled interrupt can wake up the processor. This will automatically clear the Idle bit, terminate the Idle mode, and the Interrupt Service Routine(ISR) will be executed. After the ISR, execution of the program will continue from the instruction which put the device into Idle mode.

The Idle mode can also be exited by activating the reset. The device can be put into reset either by applying a high on the external RST pin, a Power on reset condition or a Watchdog timer reset. The external reset pin has to be held high for at least two machine cycles i.e. 8 clock periods to be recognized as a valid reset. In the reset condition the program counter is reset to 0000h and all the SFRs are set to the reset condition. Since the clock is already running there is no delay and execution starts immediately. In the Idle mode, the Watchdog timer continues to run, and if enabled, a time-out will cause a watchdog timer interrupt which will wake up the device. The software must reset the Watchdog timer in order to preempt the reset which will occur after 512 clock periods of the time-out. When the W77E532A is exiting from an Idle mode with a reset, the instruction following the one which put the device into Idle mode is not executed. So there is no danger of unexpected writes.

Economy Mode

The power consumption of microcontroller relates to operating frequency. The W77E532A offers a Economy mode to reduce the internal clock rate dynamically without external components. By default, one machine cycle needs 4 clocks. In Economy mode, software can select 4, 64 or 1024 clocks per machine cycle. It keeps the CPU operating at a acceptable speed but eliminates the power consumption. In the Idle mode, the clock of the core logic is stopped, but all clocked peripherals such as watchdog timer are still running at a rate of clock/4. In the Economy mode, all clocked peripherals run at the same reduced clocks rate as in core logic. So the Economy mode may provide a lower power consumption than idle mode.

Software invokes the Economy mode by setting the appropriate bits in the SFRs. Setting the bits CD0(PMR.6), CD1(PMR.7) decides the instruction cycle rate as below:

CD1 CD0 clocks/machine cycle

0	0	Reserved
0	10	4 (default)
1	0	64
1	1	1024

The selection of instruction rate is going to take effect after a delay of one instruction cycle. Switching to divide by 64 or 1024 mode must first go from divide by 4 mode. This means software can not switch

directly between clock/64 and clock/1024 mode. The CPU has to return clock/4 mode first, then go to clock/64 or clock/1024 mode.

In Economy mode, the serial port can not receive/transmit data correctly because the baud rate is changed. In some systems, the external interrupts may require the fastest process such that the reducing of operating speed is restricted. In order to solve these dilemmas, the W77E532A offers a switchback feature which allows the CPU back to clock/4 mode immediately when triggered by serial operation or external interrupts. The switchback feature is enabled by setting the SWB bit (PMR.5). A serial port reception/transmission or qualified external interrupt which is enabled and acknowledged without block conditions will cause CPU to return to divide by 4 mode. For the serial port reception, a switchback is generated by a falling edge associated with start bit if the serial port reception is enabled. When a serial port transmission, an instruction which writes a byte of data to serial port buffer will cause a switchback to ensure the correct transmission. The switchback feature is unaffected by serial port interrupt flags. After a switchback is generated, the software can manually return the CPU to Economy mode. Note that the modification of clock control bits CD0 and CD1 will be ignored during serial port transmit/receive when switchback is enabled. The Watchdog timer reset, power-on/fail reset or external reset will force the CPU to return to divide by 4 mode.

Power Down Mode

The device can be put into Power Down mode by writing 1 to bit PCON.1. The instruction that does this will be the last instruction to be executed before the device goes into Power Down mode. In the Power Down mode, all the clocks are stopped and the device comes to a halt. All activity is completely stopped and the power consumption is reduced to the lowest possible value. In this state the ALE and

PSEN pins are pulled low. The port pins output the values held by their respective SFRs.

The W77E532A will exit the Power Down mode with a reset or by an external interrupt pin enabled as either level or edge detect. An external reset can be used to exit the Power down state. The high on RST pin terminates the Power Down mode, and restarts the clock. The program execution will restart from 0000h. In the Power down mode, the clock is stopped, so the Watchdog timer cannot be used to provide the reset to exit Power down mode.

The W77E532A can be woken from the Power Down mode by forcing an external interrupt pin activated, provided the corresponding interrupt is enabled, while the global enable(EA) bit is set. If these conditions are met, then the low level on the external pin re-starts the oscillator. Then device executes the interrupt service routine for the corresponding external interrupt. After the interrupt service routine is completed, the program execution returns to the instruction after the one which put the device into Power Down mode and continues from there.

MODE	PROGRAM MEMORY	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power Down	Internal	0	0	Data	Data	Data	Data
Power Down	External	0	0	Float	Data	Data	Data
Publication Release Date: June 30, 2009 - 42 - Revision A10							

Table 5. Status of external pins during Idle and Power Down

nuvoton

Reset Conditions

The user has several hardware related options for placing the W77E532A into reset condition. In general, most register bits go to their reset value irrespective of the reset condition, but there are a few flags whose state depends on the source of reset. The user can use these flags to determine the cause of reset using software. There are two ways of putting the device into reset state. They are External reset and Watchdog reset.

External Reset

The device continuously samples the RST pin at state C4 of every machine cycle. Therefore the RST pin must be held for at least 2 machine cycles to ensure detection of a valid RST high. The reset circuitry then synchronously applies the internal reset signal. Thus the reset is a synchronous operation and requires the clock to be running to cause an external reset.

Once the device is in reset condition, it will remain so as long as RST is 1. Even after RST is deactivated, the device will continue to be in reset state for up to two machine cycles, and then begin program execution from 0000h. There is no flag associated with the external reset condition. However since the other two reset sources have flags, the external reset can be considered as the default reset if those two flags are cleared.

The software must clear the POR flag after reading it, otherwise it will not be possible to correctly determine future reset sources. If the power fails, i.e. falls below Vrst, then the device will once again go into reset state. When the power returns to the proper operating levels, the device will again perform a power on reset delay and set the POR flag.

Watchdog Timer Reset

The Watchdog timer is a free running timer with programmable time-out intervals. The user can clear the watchdog timer at any time, causing it to restart the count. When the time-out interval is reached an interrupt flag is set. If the Watchdog reset is enabled and the watchdog timer is not cleared, then 512 clocks from the flag being set, the watchdog timer will generate a reset . This places the device into the reset condition. The reset condition is maintained by hardware for two machine cycles. Once the reset is removed the device will begin execution from 0000h.

Reset State

Most of the SFRs and registers on the device will go to the same condition in the reset state. The Program Counter is forced to 0000h and is held there as long as the reset condition is applied. However, the reset state does not affect the on-chip RAM. The data in the RAM will be preserved during the reset. However, the stack pointer is reset to 07h, and therefore the stack contents will be lost. The RAM contents will be lost if the V_{DD} falls below approximately 2V, as this is the minimum voltage level required for the RAM to operate normally. Therefore after a first time power on reset the RAM contents will be indeterminate. During a power fail condition, if the power falls below 2V, the RAM contents are lost.

After a reset most SFRs are cleared. Interrupts and Timers are disabled. The Watchdog timer is disabled if the reset source was a POR. The port SFRs have FFh written into them which puts the port pins in a high state. Port 0 floats as it does not have on-chip pull-ups. ALL OF OF OF

- 43 -

Table 6.	SFR Rese	t Value
----------	----------	---------

		RESET VALUE	SFR NAME	RESET VALUE
	P0	11111111b	IE	0000000b
	SP	00000111b	SADDR	0000000b
	DPL	0000000b	P3	11111111b
	DPH	0000000b	IP	x000000b
	DPL1	0000000b	SADEN	0000000b
	DPH1	0000000b	T2CON	0000000b
	DPS	0000000b	T2MOD	00000x00b
	PCON	00xx0000b	RCAP2L	0000000b
	TCON	0000000b	RCAP2H	0000000b
	TMOD	0000000b	TL2	0000000b
	TL0	0000000b	TH2	0000000b
	TL1	0000000b	ТА	11111111b
	TH0	0000000b	PSW	0000000b
	TH1	0000000b	WDCON	0x0x0xx0b
	CKCON	0000001b	ACC	0000000b
	P1	11111111b	EIE	xxx00000b
	P4CONA	0000000b	P4CONB	0000000b
	P40AL	0000000b	P40AH	0000000b
	P41AL	0000000b	P41AH	0000000b
	P42AL	0000000b	P42AH	0000000b
	P43AI	0000000b	P43AH	0000000b
	CHPCON	0000000b	P4CSIN	0000000b
	ROMCON	00000111b	SFRAL	0000000b
	SFRAH	0000000b	SFRFD	0000000b
100	SFRCN	00111111b	В	0000000b
1.50	SCON	0000000b	EIP	xxx00000b
	SBUF	xxxxxxxb	PC	0000000b
2.200	P2	11111111b	SADEN1	0000000b
	SADDR1	0000000b	SBUF1	xxxxxxxb
Xa	SCON1	0000000b	PMR	010xx0x0b
N/S	WSCON	0000000b	STATUS	000x0000b
1	EXIF	0000xxx0b		
	P4	xxxx1111b		
	- Chi Un			
	50 0	() ()		

W77E532/W77E532A



The WDCON SFR bits are set/cleared in reset condition depending on the source of the reset.

	External reset		Watchdog reset		
WDCON	0x0x0xx0b	0x0x01x0b	0100000b		

The POR bit WDCON.6 is set only by the power on reset. The PFI bit WDCON.4 is set when the power fail condition occurs. However, a power-on reset will clear this bit. The WTRF bit WDCON.2 is set when the Watchdog timer causes a reset. A power on reset will also clear this bit. The EWT bit WDCON.1 is cleared by power on resets. This disables the Watchdog timer resets. A watchdog or external reset does not affect the EWT bit.



10. INTERRUPTS

The W77E532A has a two priority level interrupt structure with 12 interrupt sources. Each of the interrupt sources has an individual priority bit, flag, interrupt vector and enable bit. In addition, the interrupts can be globally enabled or disabled.

Interrupt Sources

The External Interrupts INTO and INT1 can be either edge triggered or level triggered, depending on bits ITO and IT1. The bits IEO and IE1 in the TCON register are the flags which are checked to generate the interrupt. In the edge triggered mode, the INTx inputs are sampled in every machine cycle. If the sample is high in one cycle and low in the next, then a high to low transition is detected and the interrupts request flag lex in TCON or EXIF is set. The flag bit requests the interrupt. Since the external interrupts are sampled every machine cycle, they have to be held high or low for at least one complete machine cycle. The lex flag is automatically cleared when the service routine is called. If the level triggered mode is selected, then the requesting source has to hold the pin low till the interrupt continues to be held low even after the service routine is completed, then the processor may acknowledge another interrupt request from the same source. Note that the external interrupts INT2 to

INT5 are edge triggered only. By default, the individual interrupt flag corresponding to external interrupt 2 to 5 must be cleared manually by software. It can be configured with hardware cleared by setting the corresponding bit HCx in the T2MOD register. For instance, if HC2 is set hardware will clear IE2 flag after program enters the interrupt 2 service routine.

The Timer 0 and 1 Interrupts are generated by the TF0 and TF1 flags. These flags are set by the overflow in the Timer 0 and Timer 1. The TF0 and TF1 flags are automatically cleared by the hardware when the timer interrupt is serviced. The Timer 2 interrupt is generated by a logical OR of the TF2 and the EXF2 flags. These flags are set by overflow or capture/reload events in the timer 2 operation. The hardware does not clear these flags when a timer 2 interrupt is executed. Software has to resolve the cause of the interrupt between TF2 and EXF2 and clear the appropriate flag.

The Watchdog timer can be used as a system monitor or a simple timer. In either case, when the timeout count is reached, the Watchdog timer interrupt flag WDIF (WDCON.3) is set. If the interrupt is enabled by the enable bit EIE.4, then an interrupt will occur.

The Serial block can generate interrupts on reception or transmission. There are two interrupt sources from the Serial block, which are obtained by the RI and TI bits in the SCON SFR and RI_1 and TI_1 in the SCON1 SFR. These bits are not automatically cleared by the hardware, and the user will have to clear these bits using software.

All the bits that generate interrupts can be set or reset by hardware, and thereby software initiated interrupts can be generated. Each of the individual interrupts can be enabled or disabled by setting or clearing a bit in the IE SFR. IE also has a global enable/disable bit EA, which can be cleared to disable all the interrupts, except PFI, at once.

Priority Level Structure

There are three priority levels for the interrupts, highest, high and low. The interrupt sources can be individually set to either high or low levels. Naturally, a higher priority interrupt cannot be interrupted by a lower priority interrupt. However there exists a pre-defined hierarchy amongst the interrupts themselves. This hierarchy comes into play when the interrupt controller has to resolve simultaneous requests having the same priority level. This hierarchy is defined as shown below; the interrupts are numbered starting from the highest priority to the lowest.

SOURCE	FLAG	PRIORITY LEVEL
External Interrupt 0	IEO	1(highest)
Timer 0 Overflow	TF0	2
External Interrupt 1	IE1	3
Timer 1 Overflow	TF1	4
Serial Port	RI + TI	5
Timer 2 Overflow	TF2 + EXF2	6
Serial Port 1	RI_1 + TI_1	0.07
External Interrupt 2	IE2	8
External Interrupt 3	IE3	9
External Interrupt 4	IE4	10
External Interrupt 5	IE5	11
Watchdog Timer	WDIF	12 (lowest)

Table 7. Priority structure of interrupts

The interrupt flags are sampled every machine cycle. In the same machine cycle, the sampled interrupts are polled and their priority is resolved. If certain conditions are met then the hardware will execute an internally generated LCALL instruction which will vector the process to the appropriate interrupt vector address. The conditions for generating the LCALL are

- 1. An interrupt of equal or higher priority is not currently being serviced.
- 2. The current polling cycle is the last machine cycle of the instruction currently being executed.
- 3. The current instruction does not involve a write to IP, IE, EIP or EIE registers and is not a RETI.

If any of these conditions are not met, then the LCALL will not be generated. The polling cycle is repeated every machine cycle, with the interrupts sampled in the same machine cycle. If an interrupt flag is active in one cycle but not responded to, and is not active when the above conditions are met, the denied interrupt will not be serviced. This means that active interrupts are not remembered; every polling cycle is new.

The processor responds to a valid interrupt by executing an LCALL instruction to the appropriate service routine. This may or may not clear the flag which caused the interrupt. In case of Timer interrupts, the TF0 or TF1 flags are cleared by hardware whenever the processor vectors to the appropriate timer service routine. In case of external interrupt, INT0 and INT1, the flags are cleared only if they are edge triggered. In case of Serial interrupts, the flags are not cleared by hardware. In the case of Timer 2 interrupt, the flags are not cleared by hardware. The Watchdog timer interrupt flag WDIF has to be cleared by software. The hardware LCALL behaves exactly like the software LCALL instruction. This instruction saves the Program Counter contents onto the Stack, but does not save the Program Status Word PSW. The PC is reloaded with the vector address of that interrupt which caused the LCALL. These vector address for the different sources are as follows

SOURCE	VECTOR ADDRESS	SOURCE	VECTOR ADDRESS			
Timer 0 Overflow	000Bh	External Interrupt 0	0003h			
Timer 1 Overflow	001Bh	External Interrupt 1	0013h			
Timer 2 Interrupt	002Bh	Serial Port	0023h			
External Interrupt 2	0043h	Serial Port 1	003Bh			
External Interrupt 4	0053h	External Interrupt 3	004Bh			
Watchdog Timer	0063h	External Interrupt 5	005Bh			

Table 8. Vector locations for interrupt sources

The vector table is not evenly spaced; this is to accommodate future expansions to the device family.

Execution continues from the vectored address till an RETI instruction is executed. On execution of the RETI instruction the processor pops the Stack and loads the PC with the contents at the top of the stack. The user must take care that the status of the stack is restored to what is was after the hardware LCALL, if the execution is to return to the interrupted program. The processor does not notice anything if the stack contents are modified and will proceed with execution from the address put back into PC. Note that a RET instruction would perform exactly the same process as a RETI instruction, but it would not inform the Interrupt Controller that the interrupt service routine is completed, and would leave the controller still thinking that the service routine is underway.

Interrupt Response Time

The response time for each interrupt source depends on several factors, such as the nature of the interrupt and the instruction underway. In the case of external interrupts $\overline{\text{INT0}}$ to $\overline{\text{INT5}}$, they are sampled at C3 of every machine cycle and then their corresponding interrupt flags lex will be set or reset. The Timer 0 and 1 overflow flags are set at C3 of the machine cycle in which overflow has occurred. These flag values are polled only in the next machine cycle. If a request is active and all three conditions are met, then the hardware generated LCALL is executed. This LCALL itself takes four machine cycles to be completed. Thus there is a minimum time of five machine cycles between the interrupt flag being set and the interrupt service routine being executed.

A longer response time should be anticipated if any of the three conditions are not met. If a higher or equal priority is being serviced, then the interrupt latency time obviously depends on the nature of the service routine currently being executed. If the polling cycle is not the last machine cycle of the instruction being executed, then an additional delay is introduced. The maximum response time (if no other interrupt is in service) occurs if the W77E532A is performing a write to IE, IP, EIE or EIP and then executes a MUL or DIV instruction. From the time an interrupt source is activated, the longest reaction time is 12 machine cycles. This includes 1 machine cycle to detect the interrupt, 2 machine cycles to complete the IE, IP, EIE or EIP access, 5 machine cycles to complete the MUL or DIV instruction and 4 machine cycles to complete the hardware LCALL to the interrupt vector location.

Thus in a single-interrupt system the interrupt response time will always be more than 5 machine cycles and not more than 12 machine cycles. The maximum latency of 12 machine cycle is 48 clock cycles. Note that in the standard 8051 the maximum latency is 8 machine cycles which equals 96 machine cycles. This is a 50% reduction in terms of clock periods.

11. PROGRAMMABLE TIMERS/COUNTERS

The W77E532A has three 16-bit programmable timer/counters and one programmable Watchdog timer. The Watchdog timer is operationally quite different from the other two timers.

Timer/Counters 0 & 1

The W77E532A has two 16-bit Timer/Counters. Each of these Timer/Counters has two 8 bit registers which form the 16 bit counting register. For Timer/Counter 0 they are TH0, the upper 8 bits register, and TL0, the lower 8 bit register. Similarly Timer/Counter 1 has two 8 bit registers, TH1 and TL1. The two can be configured to operate either as timers, counting machine cycles or as counters counting external inputs.

When configured as a "Timer", the timer counts clock cycles. The timer clock can be programmed to be thought of as 1/12 of the system clock or 1/4 of the system clock. In the "Counter" mode, the register is incremented on the falling edge of the external input pin, T0 in case of Timer 0, and T1 for Timer 1. The T0 and T1 inputs are sampled in every machine cycle at C4. If the sampled value is high in one machine cycle and low in the next, then a valid high to low transition on the pin is recognized and the count register is incremented. Since it takes two machine cycles to recognize a negative transition on the pin, the maximum rate at which counting will take place is 1/24 of the master clock frequency. In either the "Timer" or "Counter" mode, the count register will be updated at C3. Therefore, in the "Timer" mode, the recognized negative transition on pin T0 and T1 can cause the count register value to be updated only in the machine cycle following the one in which the negative edge was detected.

The "Timer" or "Counter" function is selected by the "C / \overline{T} " bit in the TMOD Special Function Register. Each Timer/Counter has one selection bit for its own; bit 2 of TMOD selects the function for Timer/Counter 0 and bit 6 of TMOD selects the function for Timer/Counter 1. In addition each Timer/Counter can be set to operate in any one of four possible modes. The mode selection is done by bits M0 and M1 in the TMOD SFR.

Time-Base Selection

The W77E532A gives the user two modes of operation for the timer. The timers can be programmed to operate like the standard 8051 family, counting at the rate of 1/12 of the clock speed. This will ensure that timing loops on the W77E532A and the standard 8051 can be matched. This is the default mode of operation of the W77E532A timers. The user also has the option to count in the turbo mode, where the timers will increment at the rate of 1/4 clock speed. This will straight-away increase the counting speed three times. This selection is done by the TOM and T1M bits in CKCON SFR. A reset sets these bits to 0, and the timers then operate in the standard 8051 mode. The user should set these bits to 1 if the timers are to operate in turbo mode.

Mode 0

In Mode 0, the timer/counters act as a 8 bit counter with a 5 bit, divide by 32 pre-scale. In this mode we have a 13 bit timer/counter. The 13 bit counter consists of 8 bits of THx and 5 lower bits of TLx. The upper 3 bits of TLx are ignored.

The negative edge of the clock increments the count in the TLx register. When the fifth bit in TLx moves from 1 to 0, then the count in the THx register is incremented. When the count in THx moves from FFh to 00h, then the overflow flag TFx in TCON SFR is set. The counted input is enabled only if TDx is extend either CATE.

TRx is set and either GATE = 0 or INTx = 1. When C/T is set to 0, then it will count clock cycles, and

if C / T is set to 1, then it will count 1 to 0 transitions on T0 (P3.4) for timer 0 and T1 (P3.5) for timer 1. When the 13 bit count reaches 1FFFh the next count will cause it to roll-over to 0000h. The timer overflow flag TFx of the relevant timer is set and if enabled an interrupts will occur. Note that when used as a timer, the time-base may be either clock cycles/12 or clock cycles/4 as selected by the bits TxM of the CKCON SFR.



Mode 3

Mode 3 has different operating methods for the two timer/counters. For timer/counter 1, mode 3 simply freezes the counter. Timer/Counter 0, however, configures TL0 and TH0 as two separate 8 bit count registers in this mode. The logic for this mode is shown in the figure. TL0 uses the Timer/Counter 0 control bits C/T, GATE, TR0, INT0 and TF0. The TL0 can be used to count clock cycles (clock/12 or clock/4) or 1-to-0 transitions on pin T0 as determined by C/T (TMOD.2). TH0 is forced as a clock cycle counter (clock/12 or clock/4) and takes over the use of TR1 and TF1 from Timer/Counter 1. Mode 3 is used in cases where an extra 8 bit timer is needed. With Timer 0 in Mode 3, Timer 1 can still be used in Modes 0, 1 and 2., but its flexibility is somewhat limited. While its basic functionality is maintained, it no longer has control over its overflow flag TF1 and the enable bit TR1. Timer 1 can still be used as a timer/counter and retains the use of GATE and INT1 pin. In this condition it can be turned on and off by switching it out of and into its own Mode 3. It can also be used as a baud rate generator for the serial port.

Timer/Counter 2

Timer/Counter 2 is a 16 bit up/down counter which is configured by the T2MOD register and controlled by the T2CON register. Timer/Counter 2 is equipped with a capture/reload capability. As with the Timer 0 and Timer 1 counters, there exists considerable flexibility in selecting and controlling the clock, and in defining the operating mode. The clock source for Timer/Counter 2 may be selected for either the external T2 pin (C/T2 = 1) or the crystal oscillator, which is divided by 12 or 4 (C/T2 = 0). The clock is then enabled when TR2 is a 1, and disabled when TR2 is a 0.



Figure 13. Timer/Counter 0 Mode 3

Capture Mode

The capture mode is enabled by setting the CP / RL2 bit in the T2CON register to a 1. In the capture mode, Timer/Counter 2 serves as a 16 bit up counter. When the counter rolls over from FFFFh to 0000h, the TF2 bit is set, which will generate an interrupt request. If the EXEN2 bit is set, then a negative transition of T2EX pin will cause the value in the TL2 and TH2 register to be captured by the RCAP2L and RCAP2H registers. This action also causes the EXF2 bit in T2CON to be set, which will also generate an interrupt. Setting the T2CR bit (T2MOD.3), the W77E532A allows hardware to reset timer 2 automatically after the value of TL2 and TH2 have been captured.

W77E532/W77E532A

nuvoTon





Publication Release Date: June 30, 2009 Revision A10

- 52 -

Auto-reload Mode, Counting up

The auto-reload mode as an up counter is enabled by clearing the CP / RL2 bit in the T2CON register and clearing the DCEN bit in T2MOD register. In this mode, Timer/Counter 2 is a 16 bit up counter. When the counter rolls over from FFFFh, a reload is generated that causes the contents of the RCAP2L and RCAP2H registers to be reloaded into the TL2 and TH2 registers. The reload action also sets the TF2 bit. If the EXEN2 bit is set, then a negative transition of T2EX pin will also cause a reload. This action also sets the EXF2 bit in T2CON.



Figure 15. 16-Bit Auto-reload Mode, Counting Up



Auto-reload Mode, Counting Up/Down

Timer/Counter 2 will be in auto-reload mode as an up/down counter if CP/ $\overline{RL2}$ bit in T2CON is cleared and the DCEN bit in T2MOD is set. In this mode, Timer/Counter 2 is an up/down counter whose direction is controlled by the T2EX pin. A 1 on this pin cause the counter to count up. An overflow while counting up will cause the counter to be reloaded with the contents of the capture registers. The next down count following the case where the contents of Timer/Counter equal the capture registers will load an FFFFh into Timer/Counter 2. In either event a reload will set the TF2 bit. A reload will also toggle the EXF2 bit. However, the EXF2 bit can not generate an interrupt while in this mode.



Figure 16. 16-Bit Auto-reload Up/Down Counter

Baud Rate Generator Mode

The baud rate generator mode is enabled by setting either the RCLK or TCLK bits in T2CON register. While in the baud rate generator mode, Timer/Counter 2 is a 16 bit counter with auto reload when the count rolls over from FFFFh. However, rolling over does not set the TF2 bit. If EXEN2 bit is set, then a negative transition of the T2EX pin will set EXF2 bit in the T2CON register and cause an interrupt request.



Programmable Clock-out

Timer 2 is equipped with a new clock-out feature which outputs a 50% duty cycle clock on P1.0. It can be invoked as a programmable clock generator. To configure Timer 2 with clock-out mode, software must initiate it by setting bit T2OE = 1, C/T2 = 0 and CP/RL = 0. Setting bit TR2 will start the timer. This mode is similar to the baud rate generator mode, it will not generate an interrupt while Timer 2 overflow. So it is possible to use Timer 2 as a baud rate generator and a clock generator at the same time. The clock-out frequency is determined by the following equation:





Figure 18. Programmable Clock-Out Mode

Watchdog Timer

The Watchdog timer is a free-running timer which can be programmed by the user to serve as a system monitor, a time-base generator or an event timer. It is basically a set of dividers that divide the system clock. The divider output is selectable and determines the time-out interval. When the time-out occurs a flag is set, which can cause an interrupt if enabled, and a system reset can also be caused if it is enabled. The interrupt will occur if the individual interrupt enable and the global enable are set. The interrupt and reset functions are independent of each other and may be used separately or together depending on the users software.



Figure 19. Watchdog Timer

The Watchdog timer should first be restarted by using RWT. This ensures that the timer starts from a known state. The RWT bit is used to restart the watchdog timer. This bit is self clearing, i.e. after writing a 1 to this bit the software will automatically clear it. The watchdog timer will now count clock cycles. The time-out interval is selected by the two bits WD1 and WD0 (CKCON.7 and CKCON.6). When the selected time-out occurs, the Watchdog interrupt flag WDIF (WDCON.3) is set. After the time-out has occurred, the watchdog timer waits for an additional 512 clock cycles. If the Watchdog Reset EWT (WDCON.1) is enabled, then 512 clocks after the time-out, if there is no RWT, a system reset due to Watchdog timer will occur. This will last for two machine cycles, and the Watchdog timer reset flag WTRF (WDCON.2) will be set. This indicates to the software that the watchdog was the cause of the reset.

When used as a simple timer, the reset and interrupt functions are disabled. The timer will set the WDIF flag each time the timer completes the selected time interval. The WDIF flag is polled to detect a time-out and the RWT allows software to restart the timer. The Watchdog timer can also be used as a very long timer. The interrupt feature is enabled in this case. Every time the time-out occurs an interrupt will occur if the global interrupt enable EA is set.

The main use of the Watchdog timer is as a system monitor. This is important in real-time control applications. In case of some power glitches or electro-magnetic interference, the processor may begin to execute errant code. If this is left unchecked the entire system may crash. Using the watchdog timer interrupt during software development will allow the user to select ideal watchdog reset locations. The code is first written without the watchdog interrupt or reset. Then the watchdog interrupt is enabled to identify code locations where interrupt occurs. The user can now insert instructions to reset the watchdog timer which will allow the code to run without any watchdog timer interrupts. Now the watchdog timer reset is enabled and the watchdog interrupt may be disabled. If any errant code is executed now, then the reset watchdog timer instructions will not be executed at the required instants and watchdog reset will occur.

The watchdog time-out selection will result in different time-out values depending on the clock speed. The reset, when enabled, will occur 512 clocks after the time-out has occurred.

Pr						
WD1	WD0	WATCHDOG INTERVAL	NUMBER OF CLOCKS	TIME @ 1.8432 MHZ	TIME @ 10 MHZ	TIME @ 25 MHZ
0	0	2 ¹⁷	131072	71.11 mS	13.11 mS	5.24 mS
0	1	2 ²⁰	1048576	568.89 mS	104.86 mS	41.94 mS
1	0	2 ²³	8388608	4551.11 mS	838.86 mS	335.54 mS
1	1	2 ²⁶	67108864	36408.88 mS	6710.89 mS	2684.35 mS

Table 9. Time-out values for the Watchdog timer

The Watchdog timer will de disabled by a power-on/fail reset. The Watchdog timer reset does not disable the watchdog timer, but will restart it. In general, software should restart the timer to put it into a known state.

that s. The control bits that support the Watchdog timer are discussed below.

WATCHDOG CONTROL

- WDIF: WDCON.3 Watchdog Timer Interrupt flag. This bit is set whenever the time-out occurs in the watchdog timer. If the Watchdog interrupt is enabled (EIE.4), then an interrupt will occur (if the global interrupt enable is set and other interrupt requirements are met). Software or any reset can clear this bit.
- WTRF: WDCON.2 Watchdog Timer Reset flag. This bit is set whenever a watchdog reset occurs. This bit is useful for determined the cause of a reset. Software must read it, and clear it manually. A Power-fail reset will clear this bit. If EWT = 0, then this bit will not be affected by the watchdog timer.
- EWT: WDCON.1 Enable Watchdog timer Reset. This bit when set to 1 will enable the Watchdog timer reset function. Setting this bit to 0 will disable the Watchdog timer reset function, but will leave the timer running.
- RWT: WDCON.0 Reset Watchdog Timer. This bit is used to clear the Watchdog timer and to restart it. This bit is self-clearing, so after the software writes 1 to it the hardware will automatically clear it. If the Watchdog timer reset is enabled, then the RWT has to be set by the user within 512 clocks of the time-out. If this is not done then a Watchdog timer reset will occur.

Clock Control

WD1, WD0: CKCON.7, CKCON.6 – Watchdog Timer Mode select bits. These two bits select the timeout interval for the watchdog timer. The reset time is 512 clock longer than the interrupt time-out value.

The default Watchdog time-out is 2¹⁷ clocks, which is the shortest time-out period. The EWT, WDIF and RWT bits are protected by the Timed Access procedure. This prevents software from accidentally enabling or disabling the watchdog timer. More importantly, it makes it highly improbable that errant code can enable or disable the watchdog timer.



12. SERIAL PORT

Serial port in the W77E532A is a full duplex port. The W77E532A provides the user with additional features such as the Frame Error Detection and the Automatic Address Recognition. The serial ports are capable of synchronous as well as asynchronous communication. In Synchronous mode the W77E532A generates the clock and operates in a half duplex mode. In the asynchronous mode, full duplex operation is available. This means that it can simultaneously transmit and receive data. The transmit register and the receive buffer are both addressed as SBUF Special Function Register. However any write to SBUF will be to the transmit register, while a read from SBUF will be from the receive buffer register. The serial port can operate in four different modes as described below.

Mode 0

This mode provides synchronous communication with external devices. In this mode serial data is transmitted and received on the RXD line. TXD is used to transmit the shift clock. The TxD clock is provided by the W77E532A whether the device is transmitting or receiving. This mode is therefore a half duplex mode of serial communication. In this mode, 8 bits are transmitted or received per frame. The LSB is transmitted/received first. The baud rate is fixed at 1/12 or 1/4 of the oscillator frequency. This baud rate is determined by the SM2 bit (SCON.5). When this bit is set to 0, then the serial port runs at 1/12 of the clock. When set to 1, the serial port runs at 1/4 of the clock. This additional facility of programmable baud rate in mode 0 is the only difference between the standard 8051 and the W77E532A.

The functional block diagram is shown below. Data enters and leaves the Serial port on the RxD line. The TxD line is used to output the shift clock. The shift clock is used to shift data into and out of the W77E532A and the device at the other end of the line. Any instruction that causes a write to SBUF will start the transmission. The shift clock will be activated and data will be shifted out on the RxD pin till all 8 bits are transmitted. If SM2 = 1, then the data on RxD will appear 1 clock periods before the falling edge of shift clock on TxD. The clock on TxD then remains low for 2 clock periods, and then goes high again. If SM2 = 0, the data on RxD will appear 3 clock periods before the falling edge of shift clock on TxD then remains low for 6 clock periods, and then goes high again. This ensures that at the receiving end the data on RxD line can either be clocked on the rising edge of the shift clock on TxD clock is low.

Publication Release Date: June 30, 2009 Revision A10

W77E532/W77E532A

nuvoTon



Figure 20. Serial Port Mode 0

The TI flag is set high in C1 following the end of transmission of the last bit. The serial port will receive data when REN is 1 and RI is zero. The shift clock (TxD) will be activated and the serial port will latch data on the rising edge of shift clock. The external device should therefore present data on the falling edge on the shift clock. This process continues till all the 8 bits have been received. The RI flag is set in C1 following the last rising edge of the shift clock on TxD. This will stop reception, till the RI is cleared by software.

Mode 1

In Mode 1, the full duplex asynchronous mode is used. Serial communication frames are made up of 10 bits transmitted on TXD and received on RXD. The 10 bits consist of a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in the SFR SCON. The baud rate in this mode is variable. The serial baud can be programmed to be 1/16 or 1/32 of the Timer 1 overflow. Since the Timer 1 can be set to different reload values, a wide variation in baud rates is possible.

Transmission begins with a write to SBUF. The serial data is brought out on to TxD pin at C1 following the first roll-over of divide by 16 counter. The next bit is placed on TxD pin at C1 following the next rollover of the divide by 16 counter. Thus the transmission is synchronized to the divide by 16 counter and not directly to the write to SBUF signal. After all 8 bits of data are transmitted, the stop bit is transmitted. The TI flag is set in the C1 state after the stop bit has been put out on TxD pin. This will be at the 10th rollover of the divide by 16 counter after a write to SBUF.

Reception is enabled only if REN is high. The serial port actually starts the receiving of serial data, with the detection of a falling edge on the RxD pin. The 1-to-0 detector continuously monitors the RxD line, sampling it at the rate of 16 times the selected baud rate. When a falling edge is detected, the divide by 16 counter is immediately reset. This helps to align the bit boundaries with the rollovers of the divide by 16 counter.

The 16 states of the counter effectively divide the bit time into 16 slices. The bit detection is done on a best of three basis. The bit detector samples the RxD pin, at the 8^{th} , 9^{th} and 10^{th} counter states. By

using a majority 2 of 3 voting system, the bit value is selected. This is done to improve the noise rejection feature of the serial port. If the first bit detected after the falling edge of RxD pin is not 0, then this indicates an invalid start bit, and the reception is immediately aborted. The serial port again looks for a falling edge in the RxD line. If a valid start bit is detected, then the rest of the bits are also detected and shifted into the SBUF.

After shifting in 8 data bits, there is one more shift to do, after which the SBUF and RB8 are loaded and RI is set. However certain conditions must be met before the loading and setting of RI can be done.

- 1. RI must be 0 and
- 2. Either SM2 = 0, or the received stop bit = 1.

If these conditions are met, then the stop bit goes to RB8, the 8 data bits go into SBUF and RI is set. Otherwise the received frame may be lost. After the middle of the stop bit, the receiver goes back to looking for a 1-to-0 transition on the RxD pin.



Figure 21. Serial Port Mode 1

Publication Release Date: June 30, 2009 Revision A10

Mode 2

This mode uses a total of 11 bits in asynchronous full-duplex communication. The functional description is shown in the figure below. The frame consists of one start bit (0), 8 data bits (LSB first), a programmable 9th bit (TB8) and a stop bit (0). The 9th bit received is put into RB8. The baud rate is programmable to 1/32 or 1/64 of the oscillator frequency, which is determined by the SMOD bit in PCON SFR. Transmission begins with a write to SBUF. The serial data is brought out on to TxD pin at C1 following the first roll-over of the divide by 16 counter. The next bit is placed on TxD pin at C1 following the next rollover of the divide by 16 counter. Thus the transmission is synchronized to the divide by 16 counter, and not directly to the write to SBUF signal. After all 9 bits of data are transmitted, the stop bit is transmitted. The TI flag is set in the C1 state after the stop bit has been put out on TxD pin. This will be at the 11th rollover of the divide by 16 counter after a write to SBUF. Reception is enabled only if REN is high. The serial port actually starts the receiving of serial data, with the detection of a falling edge on the RxD pin. The 1-to-0 detector continuously monitors the RxD line, sampling it at the rate of 16 times the selected baud rate. When a falling edge is detected, the divide by 16 counter is immediately reset. This helps to align the bit boundaries with the rollovers of the divide by 16 counter. The 16 states of the counter effectively divide the bit time into 16 slices. The bit detection is done on a best of three basis. The bit detector samples the RxD pin, at the 8th, 9th and 10th counter states. By using a majority 2 of 3 voting system, the bit value is selected. This is done to improve the noise rejection feature of the serial port.



Figure 22. Serial Port Mode 2

If the first bit detected after the falling edge of RxD pin, is not 0, then this indicates an invalid start bit, and the reception is immediately aborted. The serial port again looks for a falling edge in the RxD line. If a valid start bit is detected, then the rest of the bits are also detected and shifted into the SBUF. After shifting in 9 data bits, there is one more shift to do, after which the SBUF and RB8 are loaded and RI is set. However certain conditions must be met before the loading and setting of RI can be done.

1. RI must be 0 and

2. Either SM2 = 0, or the received stop bit = 1.

If these conditions are met, then the stop bit goes to RB8, the 8 data bits go into SBUF and RI is set. Otherwise the received frame may be lost. After the middle of the stop bit, the receiver goes back to looking for a 1-to-0 transition on the RxD pin.

Mode 3

This mode is similar to Mode 2 in all respects, except that the baud rate is programmable. The user must first initialize the Serial related SFR SCON before any communication can take place. This involves selection of the Mode and baud rate. The Timer 1 should also be initialized if modes 1 and 3 are used. In all four modes, transmission is started by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. This will generate a clock on the TxD pin and shift in 8 bits on the RxD pin. Reception is initiated in the other modes by the incoming start bit if REN = 1. The external device will start the communication by transmitting the start bit.



Figure 23. Serial Port Mode 3

SM1	SM0	MODE	TYPE	BAUD CLOCK	FRAME SIZE	START BIT	STOP BIT	9 [™] BIT FUNCTION
0 (0	0	Synch.	4 or 12 TCLKS	8 bits	No	No	None
0	1	12	Asynch.	Timer 1 or 2	10 bits	1	1	None
1	0	2	Asynch.	32 or 64 TCLKS	11 bits	1	1	0, 1
1	1	3	Asynch.	Timer 1 or 2	11 bits	1	1	0, 1

nuvoton

Framing Error Detection

A Frame Error occurs when a valid stop bit is not detected. This could indicate incorrect serial data communication. Typically the frame error is due to noise and contention on the serial communication line. The W77E532A has the facility to detect such framing errors and set a flag which can be checked by software.

The Frame Error FE(FE 1) bit is located in SCON.7(SCON1.7). This bit is normally used as SM0 in the standard 8051 family. However, in the W77E532A it serves a dual function and is called SM0/FE (SM0 1/FE 1). There are actually two separate flags, one for SM0 and the other for FE. The flag that is actually accessed as SCON.7(SCON1.7) is determined by SMOD0 (PCON.6) bit. When SMOD0 is set to 1, then the FE flag is indicated in SM0/FE. When SMOD0 is set to 0, then the SM0 flag is indicated in SM0/FE.

The FE bit is set to 1 by hardware but must be cleared by software. Note that SMOD0 must be 1 while reading or writing to FE or FE_1. If FE is set, then any following frames received without any error will not clear the FE flag. The clearing has to be done by software.

Multiprocessor Communications

Multiprocessor communications makes use of the 9th data bit in modes 2 and 3. In the W77E532A, the RI flag is set only if the received byte corresponds to the Given or Broadcast address. This hardware feature eliminates the software overhead required in checking every received address, and greatly simplifies the software programmer task.

In the multiprocessor communication mode, the address bytes are distinguished from the data bytes by transmitting the address with the 9th bit set high. When the master processor wants to transmit a block of data to one of the slaves, it first sends out the address of the targeted slave (or slaves). All the slave processors should have their SM2 bit set high when waiting for an address byte. This ensures that they will be interrupted only by the reception of a address byte. The Automatic address recognition feature ensures that only the addressed slave will be interrupted. The address comparison is done in hardware not software.

The addressed slave clears the SM2 bit, thereby clearing the way to receive data bytes. With SM2 = 0, the slave will be interrupted on the reception of every single complete frame of data. The unaddressed slaves will be unaffected, as they will be still waiting for their address. In Mode 1, the 9th bit is the stop bit, which is 1 in case of a valid frame. If SM2 is 1, then RI is set only if a valid frame is received and the received byte matches the Given or Broadcast address.

The Master processor can selectively communicate with groups of slaves by using the Given Address. All the slaves can be addressed together using the Broadcast Address. The addresses for each slave are defined by the SADDR and SADEN SFRs. The slave address is an 8-bit value specified in the SADDR SFR. The SADEN SFR is actually a mask for the byte value in SADDR. If a bit position in SADEN is 0, then the corresponding bit position in SADDR is don't care. Only those bit positions in SADDR whose corresponding bits in SADEN are 1 are used to obtain the Given Address. This gives the user flexibility to address multiple slaves without changing the slave address in SADDR.

mp. The following example shows how the user can define the Given Address to address different slaves.



W77E532/W77E532A

nuvoTon

Slave 1:

 SADDR
 1010 0100

 SADEN
 1111 1010

 Given 1010 0x0x

Slave 2:

 SADDR
 1010 0111

 SADEN
 1111 1001

 Given 1010 0xx1

The Given address for slave 1 and 2 differ in the LSB. For slave 1, it is a don't care, while for slave 2 it is 1. Thus to communicate only with slave 1, the master must send an address with LSB = 0 (1010 0000). Similarly the bit 1 position is 0 for slave 1 and don't care for slave 2. Hence to communicate only with slave 2 the master has to transmit an address with bit 1 = 1 (1010 0011). If the master wishes to communicate with both slaves simultaneously, then the address must have bit 0 = 1 and bit 1 = 0. The bit 3 position is don't care for both the slaves. This allows two different addresses to select both slaves (1010 0001 and 1010 0101).

The master can communicate with all the slaves simultaneously with the Broadcast Address. This address is formed from the logical Oring of the SADDR and SADEN SFRs. The zeros in the result are defined as don't cares In most cases the Broadcast Address is FFh. In the previous case, the Broadcast Address is (1111111X) for slave 1 and (1111111) for slave 2.

The SADDR and SADEN SFRs are located at address A9h and B9h respectively. On reset, these two SFRs are initialized to 00h. This results in Given Address and Broadcast Address being set as XXXX XXXX(i.e. all bits don't care). This effectively removes the multiprocessor communications feature, since any selectivity is disabled.



13. TIMED ACCESS PROTECTION

The W77E532A has several new features, like the Watchdog timer, on-chip ROM size adjustment, wait state control signal and Power on/fail reset flag, which are crucial to proper operation of the system. If left unprotected, errant code may write to the Watchdog control bits resulting in incorrect operation and loss of control. In order to prevent this, the W77E532A has a protection scheme which controls the write access to critical bits. This protection scheme is done using a timed access.

In this method, the bits which are to be protected have a timed write enable window. A write is successful only if this window is active, otherwise the write will be discarded. This write enable window is open for 3 machine cycles if certain conditions are met. After 3 machine cycles, this window automatically closes. The window is opened by writing Aah and immediately 55h to the Timed Access(TA) SFR. This SFR is located at address C7h. The suggested code for opening the timed access window is

TA REG 0C7h ;define new register TA, located at 0C7h

MOV TA, #0Aah

MOV TA, #055h

When the software writes Aah to the TA SFR, a counter is started. This counter waits for 3 machine cycles looking for a write of 55h to TA. If the second write (55h) occurs within 3 machine cycles of the first write (Aah), then the timed access window is opened. It remains open for 3 machine cycles, during which the user may write to the protected bits. Once the window closes the procedure must be repeated to access the other protected bits.



Examples of Timed Assessing are shown below.

Example 1: Valid access MOV TA, #0Aah 3 M/C MOV TA, #055h 3 M/C MOV WDCON, #00h 3 M/C Example 2: Valid access MOV TA, #0Aah 3 M/C MOV TA, #055h 3 M/C NOP 1 M/C SETB EWT 2 M/C Example 3: Valid access MOVTA, #0Aah 3 M/C 3 M/C MOV TA, #055h ORL WDCON, #00000010B 3M/C Example 4: Invalid access MOV TA, #0Aah 3 M/C MOV TA, #055h 3 M/C

 NOP
 1 M/C

 NOP
 1 M/C

 CLR
 POR
 2 M/C

Example 5: Invalid Access

MOV	TA, #0Aah	3 M/C
NOP		1 M/C
MOV	TA, #055h	3 M/C
SETB	EWT	2 M/C

In the first two examples, the writing to the protected bits is done before the 3 machine cycle window closes. In Example 3, however, the writing to the protected bit occurs after the window has closed, and so there is effectively no change in the status of the protected bit. In Example 4, the second write to TA occurs 4 machine cycles after the first write, therefore the timed access window in not opened at all, and the write to the protected bit fails.

Note: M/C = Machine Cycles



14. H/W REBOOT MODE (BOOT FROM 4K BYTES OF LDFLASH)

The W77E532A boots from APFLASH program (64K bytes) by default at the external reset. On some occasions, user can force W77E532A to boot from the LDFLASH program (4K bytes) at the external reset. The settings for this special mode is as follow. It is necessary to add 10K resistor on these P2.6, P2.7 and P4.3 pins.

Reboot Mode

OPTION BITS	RST	P4.3	P2.7	P2.6	MODE
Bit4 L	Н	Х	L	L 20	REBOOT
Bit5 L	Н	L	Х	Х	REBOOT



Notes:

- 1: The possible situation that you need to enter REBOOT mode is when the APFLASH program can not run normally and W77E532A can not jump to LDFLASH to execute on chip programming function. Then you can use this REBOOT mode to force the CPU jump to LDFLASH and run on chip programming procedure. When you design your system, you can connect the pins P26, P27 to switches or jumpers. For example in a CD ROM system, you can connect the P26 and P27 to PLAY and EJECT buttons on the panel. When the APFLASH program is fail to execute the normal application program. User can press both two buttons at the same time and then switch on the power of the personal computer to force the W77E532A to enter the REBOOT mode. After power on of personal computer, you can release both PLAY and EJECT button. And re-run the on chip programming procedure to let the APFLASH have the normal program code. Then you can back to normal condition of CD ROM.
- 2: In application system design, user must take care the P4.3, P2, P3, ALE, /EA and /PSEN pin value at reset to avoid W77E532A entering the programming mode or REBOOT mode in normal operation.

15. IN-SYSTEM PROGRAMMING

15.1 The Loader Program Locates at LDFLASH Memory

CPU is Free Run at APFLASH memory. CHPCON register had been set #03H value before CPU has entered idle state. CPU will switch to LDFLASH memory and execute a reset action. H/W reboot mode will switch to LDFLASH memory, too. Set SFRCN register where it locates at user's loader program to update APFLASH bank 0 or bank 1 memory. Set a SWRESET (CHPCON=#83H) to switch back APFLASH after CPU has updated APFLASH program. CPU will restart to run program from reset state.

15.2 The Loader Program Locates at APFLASH Memory

CPU is Free Run at APFLASH memory. CHPCON register had been set #01H value before CPU has entered idle state. Set SFRCN register to update LDFLASH or another bank of APFLASH program. CPU will continue to run user's APFLASH program after CPU has updated program. Please refer demonstrative code to understand other detail description.

16. H/W WRITER MODE



Publication Release Date: June 30, 2009 Revision A10

17. SECURITY BITS

Using device programmer, the Flash EPROM can be programmed and verified repeatedly. Until the code inside the Flash EPROM is confirmed OK, the code can be protected. The protection of Flash EPROM and those operations on it are described below. The W77E532A has Special Setting Register which can be accessed by device programmer. The register can only be accessed from the Flash EPROM operation mode. Those bits of the Security Registers can not be changed once they have been programmed from high to low. They can only be reset through erase-all operation.



B0: Lock bit

This bit is used to protect the customer's program code in the W77E532A. It may be set after the programmer finishes the programming and verifies sequence. Once this bit is set to logic 0, both the Flash EPROM data and Special Setting Registers can not be accessed again.

B1: MOVC Inhibit

This bit is used to restrict the accessible region of the MOVC instruction. It can prevent the MOVC instruction in external program memory from reading the internal program code. When this bit is set to logic 0, a MOVC instruction in external program memory space will be able to access code only in the external memory, not in the internal memory. A MOVC instruction in internal program memory space will always be able to access the ROM data in both internal and external memory. If this bit is logic 1, there are no restrictions on the MOVC instruction.

B4: H/W Reboot with P2.6 and P2.7

If this bit is set to logic 0, enable to reboot 4k LDFLASH mode while RST =H, P2.6 = L and P2.7 = L state. CPU will start from LDFLASH to update the user's program.

B5: H/W Reboot with P4.3

If this bit is set to logic 0, enable to reboot 4k LDFLASH mode while RST =H and P4.3 = L state. CPU will start from LDFLASH to update the user's program.

- 69 -

18. ELECTRICAL CHARACTERISTICS

18.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	CONDITION	RATING	UNIT
DC Power Supply	VDD – VSS	-0.3	+7.0	V
Input Voltage	Vin	Vss -0.3	VDD +0.3	V
Operating Temperature	ТА	0	+70	°C
Storage Temperatute	Tst	-55	+150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

18.2 DC Characteristics

(VDD – Vss = 5V \pm 10%, TA = 25°C, Fosc = 20 MHz, unless otherwise specified.)

	PARAMETER	SYMBOL SPECIFICA			ON	TEST CONDITIONS	
	PARAMETER	STIVIBOL	MIN. MAX.		UNIT	TEST CONDITIONS	
	Operating Voltage	Vdd	4.5	5.5	V		
	Operating Current	IDD	-	30	mA	No load VDD = RST = 5.5V	
	Idle Current	lidle	-	24	mA	Idle mode VDD = 5.5V	
	Power Down Current	IPWDN	-	10	μA	Power-down mode VDD = 5.5V	
	Input Current P1, P2, P3	lin1	-50	+10	μA	VDD = 5.5V VIN = 0V or VDD	
	Input Current RST ^[*1]	lin2	-10	+120	μA	VDD = 5.5V 0 <vin<vdd< td=""></vin<vdd<>	
	Input Leakage Current P0, EA	Ilk	-10	+10	μA	VDD = 5.5V 0V <vin<vdd< td=""></vin<vdd<>	
	Logic 1 to 0 Transition Current P1, P2, P3	Itr ^[*4]	-500	-200	μA	VDD = 5.5V VIN = 2.0V	
~	Input Low Voltage P0, P1, P2, P3, EA	VIL1	0	0.8	V	Vdd = 4.5V	
X	Input Low Voltage RST ^[*1]	VIL2	0	0.8	V	Vdd = 4.5V	
	Input Low Voltage XTAL1 ^['3]	VIL3	0	0.8	V	VDD = 4.5V	
	Input High Voltage P0, P1, P2, P3, EA	VIH1	2.4	Vdd +0.2	V	Vdd = 5.5V	
	Input High Voltage RST	VIH2	3.5	VDD +0.2	V	VDD = 5.5V	
	Input High Voltage XTAL1 ^[*3]	VIH3	3.5	Vdd +0.2	V	VDD = 5.5V	

DC Characteristics, continued

	SYMPOL				TEST CONDITIONS	
PARAMETER	SYMBOL	MIN. MAX.		UNIT	TEST CONDITIONS	
Sink current P1, P3	lsk1	6	9	mA	VDD = 4.5V Vs = 0.45V	
Sink current P0, P2, ALE, PSEN	lsk2	10	14	mA	VDD = 4.5V VOL = 0.45V	
Source current P1, P3	lsr1	-180	-360	uA	VDD = 4.5V VOL = 2.4V	
Source current P0, P2, ALE, PSEN	lsr2	-10	-18	mA	VDD = 4.5V VOL = 2.4V	
Output Low Voltage P1, P3	VOL1	-	0.45	V	VDD = 4.5V IOL = +6 mA	
Output Low Voltage P0, P2, ALE, PSEN ^[*2]	VOL2	-	0.45	V	VDD = 4.5V IOL = +10 mA	
Output High Voltage P1, P3	VOH1	2.4	-	V	VDD = 4.5V ΙΟΗ = -180 μΑ	
Output High Voltage P0, P2, ALE, $\overline{PSEN}^{[*2]}$	VOH2	2.4	-	V	VDD = 4.5V IOH = -10mA	

Notes:

*1. RST pin is a Schmitt trigger input.

*2. P0, ALE and $\overline{\text{PSEN}}$ are tested in the external access mode.

*3. XTAL1 is a CMOS input.

*4. Pins of P1, P2, P3 can source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN approximates to 2V.

18.3 AC Characteristics



Note: Duty cycle is 50%.

External Clock Characteristics

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS	NOTES
Clock High Time	t _{CHCX}	12	and a	-	nS	
Clock Low Time	t _{CLCX}	12	1	5	nS	
Clock Rise Time	t _{CLCH}	-	<u>-</u> VZ	10	nS	
Clock Fall Time	t _{CHCL}	-	- ~	10	nS	

18.3.1 AC Specification

PARAMETER	SYMBOL	VARIABLE CLOCK MIN.	VARIABLE CLOCK MAX.	UNITS
Oscillator Frequency	1/t _{CLCL}	0	40	MHz
ALE Pulse Width	t _{LHLL}	1.5t _{CLCL} – 5	0	nS
Address Valid to ALE Low	t _{AVLL}	$0.5t_{CLCL} - 5$	-	nS
Address Hold After ALE Low	t _{LLAX1}	$0.5t_{CLCL} - 5$		nS
Address Hold After ALE Low for MOVX Write	t _{LLAX2}	$0.5t_{CLCL} - 5$		nS
ALE Low to Valid Instruction In	t _{LLIV}		2.5t _{CLCL} – 20	nS
ALE Low to PSEN Low	t _{LLPL}	$0.5t_{CLCL} - 5$		nS
PSEN Pulse Width	t _{PLPH}	$2.0t_{CLCL} - 5$		nS
PSEN Low to Valid Instruction In	t _{PLIV}		2.0t _{CLCL} - 20	nS
Input Instruction Hold After PSEN	t _{PXIX}	0		nS
Input Instruction Float After PSEN	t _{PXIZ}		t _{CLCL} – 5	nS
Port 0 Address to Valid Instr. In	t _{AVIV1}		3.0t _{CLCL} – 20	nS
Port 2 Address to Valid Instr. In	t _{AVIV2}		3.5t _{CLCL} – 20	nS
PSEN Low to Address Float	t _{PLAZ}	0		nS
Data Hold After Read	t _{RHDX}	0		nS
Data Float After Read	t _{RHDZ}		t _{CLCL} – 5	nS
RD Low to Address Float	t _{RLAZ}		0.5t _{CLCL} – 5	nS
	- 72 -	Publica	tion Release Date: Ji	une 30, 200 Revision A.
18.3.2 MOVX Characteristics Using Strech Memory Cycle				
---	--			
---	--			

PARAMETER	SYMBOL	VARIABLE CLOCK MIN.	VARIABLE CLOCK MAX.	UNITS	STRECH
Data Access ALE Pulse Width	t _{LLHL2}	1.5t _{CLCL} – 5 2.0t _{CLCL} – 5	the P	nS	$t_{MCS} = 0$ $t_{MCS} > 0$
Address Hold After ALE Low for MOVX write	t _{LLAX2}	0.5t _{CLCL} – 5	C. Y sta	nS	
RD Pulse Width	t _{RLRH}	2.0t _{CLCL} – 5 t _{MCS} – 10	Con the	nS	$t_{MCS} = 0$ $t_{MCS} > 0$
WR Pulse Width	t _{wLWH}	2.0t _{CLCL} – 5 t _{MCS} – 10	The second se	nS	t _{MCS} = 0 t _{MCS} >0
RD Low to Valid Data In	t _{RLDV}		$2.0t_{CLCL} - 20$ $t_{MCS} - 20$	nS	$t_{MCS} = 0$ $t_{MCS} > 0$
Data Hold after Read	t _{RHDX}	0		nS	(D)
Data Float after Read	t _{RHDZ}		$t_{CLCL} - 5$ $2.0t_{CLCL} - 5$	nS	$t_{MCS} = 0$ $t_{MCS} > 0$
ALE Low to Valid Data In	t _{LLDV}		$2.5t_{CLCL} - 5$ $t_{MCS} + 2t_{CLCL} - 40$	nS	t _{MCS} = 0 t _{MCS} >0
Port 0 Address to Valid Data In	t _{AVDV1}		$3.0t_{CLCL} - 20$ $2.0t_{CLCL} - 5$	nS	$t_{MCS} = 0$ $t_{MCS} > 0$
ALE Low to RD or WR Low	t _{LLWL}	0.5t _{CLCL} – 5 1.5t _{CLCL} – 5	0.5t _{CLCL} + 5 1.5t _{CLCL} + 5	nS	$t_{MCS} = 0$ $t_{MCS} > 0$
Port 0 Address to \overline{RD} or \overline{WR} Low	t _{AVWL}	t _{CLCL} – 5 2.0t _{CLCL} – 5		nS	t _{MCS} = 0 t _{MCS} >0
Port 2 Address to RD or WR Low	t _{AVWL2}	1.5t _{CLCL} – 5 2.5t _{CLCL} – 5		nS	t _{MCS} = 0 t _{MCS} >0
Data Valid to WR Transition	t _{QVWX}	-5 1.0t _{CLCL} – 5		nS	t _{MCS} = 0 t _{MCS} >0
Data Hold after Write	t _{WHQX}	$t_{CLCL} - 5$ $2.0t_{CLCL} - 5$		nS	$t_{MCS} = 0$ $t_{MCS} > 0$
RD Low to Address Float	t _{RLAZ}		0.5t _{CLCL} – 5	nS	
\overline{RD} or WR high to ALE high	t _{WHLH}	0 1.0t _{CLCL} – 5	10 1.0t _{CLCL} + 5	nS	$t_{MCS} = 0$ $t_{MCS} > 0$

Note: t_{MCS} is a time period related to the Stretch memory cycle selection. The following table shows the time period of t_{MCS} for each selection of the Stretch value.

M2	M1	MO	MOVX CYCLES	T _{MCS}
0	0	0	2 machine cycles	0
0	0	1	3 machine cycles	4 t _{CLCL}
0	1	0	4 machine cycles	8 t _{CLCL}
0	1	1	5 machine cycles	12 t _{CLCL}
1	0	0	6 machine cycles	16 t _{CLCL}
1	0	1	7 machine cycles	20 t _{CLCL}
1	1	0	8 machine cycles	24 t _{CLCL}
1	1	1	9 machine cycles	28 t _{CLCL}

Explanation of Logics Symbols

In order to maintain compatibility with the original 8051 family, this device specifies the same parameter for each device, using the same symbols. The explanation of the symbols is as follows.

Input Data

Logic level low

- T Time
- A Address
- C Clock

Output Data

- H Logic level high
- I Instruction
- P PSEN
- R RD signal

W

Ζ

D

L

V Valid

Q

- X No longer a valid state
- WR signal
- Tri-state



18.3.3 Program Memory Read Cycle

18.3.4 Data Memory Read Cycle



18.3.5 Data Memory Write Cycle



Publication Release Date: June 30, 2009 Revision A10

- 75 -

19. TYPICAL APPLICATION CIRCUITS

19.1 Crystal connections



Figure A

CRYSTAL	C1	C2	R
16 MHz	20P	20P	-
24 MHz	12P	12P	-
33 MHz	10P	10P	ЗK
40 MHz	1P	1P	ЗK

The above table shows the reference values for crystal applications.

Note: C1, C2, R components refer to Figure A.



19.2 Expanded External Data Memory and Oscillator

Figure B



Publication Release Date: June 30, 2009 Revision A10

20. PACKAGE DIMENSIONS

20.1 40-pin DIP



20.2 44-pin PLCC



Publication Release Date: June 30, 2009 Revision A10

20.3 44-pin QFP





21. APPLICATION NOTE

In-system Programming Software Examples

This application note illustrates the in-system programmability of the Nuvoton W77E532A Flash EPROM microcontroller. In this example, microcontroller will boot from 64 KB bank and waiting for a key to enter in-system programming mode for re-programming the contents of 64 KB APFLASH. While entering in-system programming mode, microcontroller executes the loader program in 4KB LDFLASH bank. The loader program erases the 64 KB APFLASH then reads the new code data from external SRAM buffer (or through other interfaces) to update the 64KB APFLASH.

If the customer uses the reboot mode to update his program, please enable this b3 or b4 of security bits from the writer. Please refer security bits for detail descrption

EXAMPLE 1:

.chip 8 .RAM0 .symbo	HK OFF		
CHPCON TA SFRAL SFRAH SFRFD SFRCN	EQU EQU EQU EQU EQU EQU	9FH C7H ACH ADH AEH AFH	
ORG LJN		00H	; JUMP TO MAIN PROGRAM
, ;* TIMEI	R0 SERVIC	E VECTOR ORG =	- 000BH
CLF MO	00BH TR0 / TL0,R6 / TH0,R7 1	*****	; TR0 = 0, STOP TIMER0
;* 64K A	PFLASH N	IAIN PROGRAM	
; OR(G 100H		
	√ A,P1 . A,#01H		; SCAN P1.0
CJN			; IF P1.0 = 0, ENTER IN-SYSTEM PROGRAMMING MODE

```
PROGRAM_64:
   MOV TA, #AAH
                       ; CHPCON register is written protect by TA register.
   MOV TA, #55H
                       ; CHPCON = 03H, ENTER IN-SYSTEM PROGRAMMING MODE
   MOV CHPCON, #03H
   MOV SFRCN, #0H
    MOV TCON, #00H
                       ; TR = 0 TIMER0 STOP
   MOV IP, #00H
                       ; IP = 00H
                       ; TIMER0 INTERRUPT ENABLE FOR WAKE-UP FROM IDLE MODE
   MOV IE, #82H
                       ; TL0 = F0H
   MOV R6, #F0H
    MOV R7, #FFH
                       ; TH0 = FFH
   MOV TLO, R6
MOV THO, R7
MOV TMOD, #01H
                       ; TMOD = 01H, SET TIMER0 A 16-BIT TIMER
   MOV TCON, #10H
                       ; TCON = 10H, TR0 = 1,GO
   MOV PCON, #01H
                       ; ENTER IDLE MODE FOR LAUNCHING THE IN-SYSTEM
PROGRAMMING
                 *******
.************
;* Normal mode 64KB APFLASH program: depending user's application
NORMAL_MODE:
   ; User's application program
EXAMPLE 2:
Example of 4KB LDFLASH program: This loader program will erase the 64KB APFLASH first, then reads the
new ;* code from external SRAM and program them into 64KB APFLASH bank. XTAL = 24 MHz
.chip 8052
.RAMCHK OFF
.symbols
CHPCON
        EQU
                  9FH
                  C7H
TΑ
        EQU
SFRAL
                  ACH
        EQU
SFRAH
        EQU
                  ADH
SFRFD
        EQU
                  AEH
SFRCN
        EQU
                  AFH
      ORG 000H
                       ; JUMP TO MAIN PROGRAM
      LJMP 100H
  ;* 1. TIMER0 SERVICE VECTOR ORG = 0BH
                         *****
     *****
      ORG 000BH
      CLR TR0
                       ; TR0 = 0, STOP TIMER0
      MOV TL0, R6
      MOV TH0, R7
      RETI
                                              Publication Release Date: June 30, 2009
                                  - 81 -
                                                                Revision A10
```

W77E532/W77E532A

Revision A10

nuvoTon

,	ORG 100H	
MAIN_		
	MOV TA,#AAH	
	MOV TA,#55H MOV CHPCON,#03H	; CHPCON = 03H, ENABLE IN-SYSTEM PROGRAMMING.
	MOV SFRCN,#0H MOV TCON,#00H	; TCON = 00H, TR = 0 TIMER0 STOP
	MOV TMOD,#01H	; TMOD = 01H, SET TIMERO A 16BIT TIMER
	MOV IP,#00H	; IP = 00H
	MOV IE,#82H	; IE = 82H, TIMER0 INTERRUPT ENABLED
	MOV R6,#F0H MOV R7,#FFH	
	MOV TL0,R6	
	MOV TH0,R7	
	MOV TCON,#10H MOV PCON,#01H	; TCON = 10H, TR0 = 1, GO ; ENTER IDLE MODE
UPDA	ATE_64K:	
	MOV TCON,#00H	; TCON = 00H , TR = 0 TIM0 STOP
	MOV IP,#00H	
	MOV IE,#82H MOV TMOD,#01H	; IE = 82H, TIMER0 INTERRUPT ENABLED ; TMOD = 01H, MODE1
	MOV R6,#D0H	; SET WAKE-UP TIME FOR ERASE OPERATION, ABOUT 15 ms DEPENDING ON USER'S SYSTEM CLOCK RATE.
	MOV R7,#8AH	DEI ENDING ON USER S STOTEM GEOGRAFIE.
	MOV TL0,R6 MOV TH0,R7	
FRAS	E_P_4K:	
	MOV SFRCN,#22H	; SFRCN = 22H, ERASE 64K APFLASH0
		; SFRCN = A2H, ERASE 64K APFLASH1
	MOV TCON,#10H MOV PCON,#01H	; TCON = 10H, TR0 = 1,GO ; ENTER IDLE MODE (FOR ERASE OPERATION)
		, ENTER IDEE MODE (FOR ERAGE OFERATION)
;* BLA	NK CHECK	
•****** ,	MOV SFRCN,#0H	; SFRCN = 00H, READ 64KB APFLASH0
	MOV SERGIN,#UT	; SFRCN = 80H, READ 64KB APPLASH0 ; SFRCN = 80H, READ 64KB APPLASH1
	MOV SFRAH,#0H	; START ADDRESS = 0H
	MOV SFRAL,#0H	
	MOV R6,#FDH MOV R7,#FFH	; SET TIMER FOR READ OPERATION, ABOUT 1.5 μ S.
	MOV TLO,R6	
	MOV THO,R7	
BLAN	K_CHECK_LOOP:	
	SETB TRO	; ENABLE TIMER 0
	MOV PCON,#01H MOV A,SFRFD	; ENTER IDLE MODE ; READ ONE BYTE
	CJNE A,#FFH,BLANK_CH	•
	INC SFRAL	; NEXT ADDRESS
	MOV A,SFRAL	
I	JNZ BLANK_CHECK_LOO	



INC SFRAH MOV A,SFRAH CJNE A,#0H,BLANK_CHEC JMP PROGRAM_64KROM	K_LOOP ;END ADDRESS = FFF	FH
BLANK_CHECK_ERROR: JMP \$		
.*****	*****	
; ;* RE-PROGRAMMING 64KB APFI		

PROGRAM_64KROM: MOV R2,#00H MOV R1,#00H MOV DPTR,#0H MOV SFRAH,R1 MOV SFRCN,#21H MOV R6,#9CH MOV R7,#FFH MOV TL0,R6	; TARGET LOW BYTE ADDRESS ; TARGET HIGH BYTE ADDRESS ; SFRAH, TARGET HIGH ADDRE ; SFRCN = 21H, PROGRAM 64K ; SFRCN = A1H, PROGRAM 64K ; SET TIMER FOR PROGRAMMIN	S ESS APFLASH0 APFLASH1
MOV TH0,R7		
PROG_D_64K: MOV_SFRAL,R2	: SFRAL = LOW BYTE ADDRESS	
MOV SFRFD,A MOV TCON,#10H	; SAVE DATA INTO SRAM TO VI ; SFRFD = DATA IN ; TCON = 10H, TR0 = 1,GO ; ENTER IDLE MODE (PRORGAN	
CJNE R1,#0H,PROG_D_64	<	
;*************************************	******	
, MOV R4,#03H MOV R6,#FDH MOV R7,#FFH MOV TL0,R6 MOV TH0,R7	; ERROR COUNTER ; SET TIMER FOR READ VERIFY	ζ, ABOUT 1.5 μS.
MOV DPTR,#0H MOV R2,#0H MOV R1,#0H MOV SFRAH,R1 MOV SFRCN,#00H	; The start address of sample code ; Target low byte address ; Target high byte address ; SFRAH, Target high address ; SFRCN = 00H, Read APFLASH0 ;SFRCN = 80H, Read APFLASH1)
READ_VERIFY_64K:	,	
MOV SFRAL,R2 MOV TCON,#10H MOV PCON,#01H INC R2	; SFRAL = LOW ADDRESS ; TCON = 10H, TR0 = 1,GO	
		Publication Release Date: June 30, 2009

W77E532/W77E532A

nuvoTon

MOVX A,@DPTR INC DPTR CJNE A,SFRFD,ERROR_64K CJNE R2,#0H,READ_VERIFY_64K INC R1 MOV SFRAH,R1 CJNE R1,#0H,READ_VERIFY_64K

MOV TA,#AAH MOV TA,#55H MOV CHPCON,#83H

; SOFTWARE RESET. CPU will restart from APFLASH0

ERROR_64K:

DJNZ R4,UPDATE_64K

; IF ERROR OCCURS, REPEAT 3 TIMES. ; IN-SYST PROGRAMMING FAIL, USER'S PROCESS TO DEAL WITH IT.



22. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	May 30, 2003	-	Initial Issued
A2	March 2, 2005	2	Add lead free package part number
A3	April 18, 2005	83	Add Important Notice
A4	Aug. 23, 2005	2, 4, 12 67	Add Port 0 pull-up resisters information Remove encrypt function of Security bits B2 description
A5	Sep. 29, 2006		Remove block diagram
A6	Dec. 4, 2006	2	Remove all Leaded package parts
A7	February 1, 2007	14	Revise the Timer Mode Setting to "Mode 1: 16-bits, no prescale".
A8	April 17, 2007	45	Revise that Power Down Mode is released by external interrupt configured as either level or edge detect.
10	November 19, 2007	-	Remove NVM description
A9		76	Change chapter 19.1 Figure A to crystal connections
A10	June 30, 2009	2	Remove 64 Byte NVM description in FEATURES.

W77E532/W77E532A

nuvoTon

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.

> Publication Release Date: June 30, 2009 Revision A10