


Features

- Enhancement mode
- VitoMOS[®] II Technology
- Fast Switching and High efficiency
- 100% Avalanche Tested

V_{DS}	60	V
$R_{DS(on),TYP@ V_{GS}=10V}$	7	mΩ
$R_{DS(on),TYP@ V_{GS}=4.5V}$	12	mΩ
I_D	50	A



Part ID	Package Type	Marking	Packing
VSE009NE6MS-G	PDFN3333	009NE6M	5000pcs/Reel



Maximum ratings, at $T_A=25\text{ }^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage	60	V
V_{GS}	Gate-Source voltage	± 20	V
I_S	Diode continuous forward current	$T_C = 25\text{ }^\circ\text{C}$	50 A
I_D	Continuous drain current @ $V_{GS}=10V$	$T_C = 25\text{ }^\circ\text{C}$	50 A
		$T_C = 100\text{ }^\circ\text{C}$	32 A
I_{DM}	Pulse drain current tested ①	$T_C = 25\text{ }^\circ\text{C}$	200 A
I_{DSM}	Continuous drain current @ $V_{GS}=10V$	$T_A = 25\text{ }^\circ\text{C}$	17 A
		$T_A = 70\text{ }^\circ\text{C}$	13 A
E_{AS}	Avalanche energy, single pulsed ②	25	mJ
P_D	Maximum power dissipation	$T_C = 25\text{ }^\circ\text{C}$	33 W
		$T_C = 100\text{ }^\circ\text{C}$	13 W
P_{DSM}	Maximum power dissipation ③	$T_A = 25\text{ }^\circ\text{C}$	3.6 W
		$T_A = 70\text{ }^\circ\text{C}$	2.3 W
$T_{STG,TJ}$	Storage and Junction Temperature Range	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	3.8	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	35	$^\circ\text{C/W}$

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T_j = 25°C (unless otherwise stated)						
V(BR)DSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	60	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current(T _j =25°C)	V _{DS} =60V, V _{GS} =0V	--	--	1	μA
	Zero Gate Voltage Drain Current(T _j =125°C)	V _{DS} =60V, V _{GS} =0V	--	--	100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V, V _{DS} =0V	--	--	±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	1.5	1.8	2.5	V
R _{DS(on)}	Drain-Source On-State Resistance ④	V _{GS} =10V, I _D =25A	--	7	10	mΩ
		T _j =100°C	--	9	--	mΩ
R _{DS(on)}	Drain-Source On-State Resistance ④	V _{GS} =4.5V, I _D =15A	--	12	17	mΩ
Dynamic Electrical Characteristics @ T_j = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance	V _{DS} =30V, V _{GS} =0V, f=1MHz	975	1145	1315	pF
C _{oss}	Output Capacitance		370	435	500	pF
C _{rss}	Reverse Transfer Capacitance		--	15	25	pF
R _g	Gate Resistance	f=1MHz	--	1.2	--	Ω
Q _{g(10V)}	Total Gate Charge	V _{DS} =30V, I _D =25A, V _{GS} =10V	--	21	--	nC
Q _{g(4.5V)}	Total Gate Charge		--	11	--	nC
Q _{gs}	Gate-Source Charge		--	4	--	nC
Q _{gd}	Gate-Drain Charge		--	4.6	--	nC
Switching Characteristics						
T _{d(on)}	Turn-on Delay Time	V _{DD} =30V, I _D =20A, R _G =3Ω, V _{GS} =10V	--	7	--	ns
T _r	Turn-on Rise Time		--	32	--	ns
T _{d(off)}	Turn-Off Delay Time		--	18	--	ns
T _f	Turn-Off Fall Time		--	5.8	--	ns
Source- Drain Diode Characteristics @ T_j = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =25A, V _{GS} =0V	--	0.9	1.2	V
T _{rr}	Reverse Recovery Time	I _{sd} =25A, V _{GS} =0V	--	23	--	ns
Q _{rr}	Reverse Recovery Charge	di/dt=100A/μs	--	12	--	nC

NOTE:

- ① Repetitive rating; pulse width limited by max junction temperature.
- ② Limited by T_{Jmax}, starting T_J = 25°C, L = 0.5mH, R_G = 25Ω, I_{AS} = 10A, V_{GS} = 10V. Part not recommended for use above this value
- ③ The power dissipation P_{DSM} is based on R_{θJA} and the maximum allowed junction temperature of 150°C.
- ④ Pulse width ≤ 380μs; duty cycle ≤ 2%.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. Normalized Threshold Voltage Vs. Temperature




Fig3. Typical Transfer Characteristics




Fig4. Normalized On-Resistance Vs. Temperature




Fig5. Typical Source-Drain Diode Forward Voltage




Fig6. Maximum Safe Operating Area

Typical Characteristics




Fig7. Typical Capacitance Vs. Drain-Source Voltage




Fig8. Typical Gate Charge Vs. Gate-Source




Fig9. Normalized Maximum Transient Thermal Impedance




Fig10. Unclamped Inductive Test Circuit and waveforms





Fig11. Switching Time Test Circuit and waveforms



Marking Information



1st line: Vanguard Code (Vs)

2nd line: Part Number (009NE6M)

3rd line: Date code (XXXYWW)


XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code , refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

PDFN3333 Package Outline Data



Symbol	DIMENSIONS (unit : mm)		
	Min	Typ	Max
A	0.70	0.75	0.80
b	0.25	0.30	0.35
C	0.10	0.15	0.25
D	3.25	3.35	3.45
D1	3.00	3.10	3.20
D2	1.48	1.58	1.68
D3	--	0.13	--
E	3.00	3.20	3.40
E1	3.00	3.10	3.20
E2	2.39	2.49	2.59
e	0.65 BSC		
H	0.30	0.39	0.50
L	0.30	0.40	0.50
L1	--	0.13	--
θ	--	10°	12°
M	*	*	0.15
* Not specified			

Notes:

1. Follow JEDEC MO-240 variation CA.
2. Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
3. Dimensions "D1" and "E1" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.

Customer Service

Sales and Service:

sales@vgsemi.com

Vanguard Semiconductor CO., LTD

TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vgsemi.com