

## 10 bit single channel digital to analog converter

### DESCRIPTION

The HT5615A is a 10-bit voltage output digital-to-analog converter (DAC) with a buffered reference input (high impedance). The DAC has an output voltage range that is two times the reference voltage, and the DAC is monotonic. The device is simple to use, running from a single supply of 5V. A power-on-reset function is incorporated to ensure repeatable start-up conditions.

Digital control of the HT5615A is over a three-wire serial bus that is CMOS compatible and easily interfaced to industry standard microprocessor and microcontroller devices. The device receives a 16-bit data word to produce the analog output. The digital inputs feature Schmitt triggers for high noise immunity. Digital communication protocols include the SPI™, QSPI™, and Microwire™ standards.


The 8-terminal small-outline D package allows digital control of analog functions in space-critical applications. The HT5615 is characterized for operation from 0°C to +70°C. The HT5615A is characterized for operation from –40°C to +85°C.

### FEATURES


- 10-Bit CMOS Voltage Output DAC in an 8-Terminal Package
- 5V Single Supply Operation
- 3-Wire Serial Interface
- High-Impedance Reference Inputs
- Voltage Output Range: 2 Times the Reference Input Voltage
- Internal Power-On Reset
- Low Power Consumption: 1.75mW Max
- Update Rate of 1.21MHz
- Settling Time to 0.5LSB: 12.5μs Typ
- Monotonic Over Temperature
- Pin-Compatible With the Maxim MAX515


### APPLICATIONS

- Battery-Powered Test Instruments
- Digital Offset and Gain Adjustment
- Battery Operated/Remote Industrial Controls
- Machine and Motion Control Devices
- Cellular Telephones



### PIN ASSIGNMENT



**FUNCTIONAL BLOCK DIAGRAM**

**Terminal Functions**

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
DIN	1	I	Serialdata input
SCLK	2	I	Serialclockinput
$\overline{\text{CS}}$	3	I	Chipselect,activelow
DOUT	4	O	Serialdata outputfordaisychaining
AGND	5		Analogground
REFIN	6	I	Referenceinput
OUT	7	O	DAC analogvoltageoutput
$V_{\text{DD}}$	8		Positivepowersupply

**ABSOLUTE MAXIMUM RATINGS** overoperatingfree-airtemperaturerange(unlessotherwisenoted)<sup>(1)</sup>

		UNIT
Supplyvoltage(V <sub>DD</sub> to AGND)		7V
Digitalinputvoltage(rangeto AGND)		-0.3V to V <sub>DD</sub> + 0.3V
Referenceinputvoltage(rangeto AGND)		-0.3V to V <sub>DD</sub> + 0.3V
Outputvoltageat OUT fromexternalsource		V <sub>DD</sub> + 0.3V
Continuouscurrentat any terminal		±20mA
Operatingfree-airtemperaturerange, T <sub>A</sub>	HT5615	0°C to +70°C
	HT5615A	-40°C to +85°C
Storagetemperaturerange, T <sub>stg</sub>		-65°C to +150°C
Lead temperature1,6mm (1/16 inch)fromcase for10 seconds		+260°C

**RECOMMENDED OPERATING CONDITIONS**

		MIN	NOM	MAX	UNIT
Supplyvoltage, V <sub>DD</sub>		4.5	5	5.5	V
High-leveldigitalinputvoltage, V <sub>IH</sub>		2.4			V
Low-leveldigitalinputvoltage, V <sub>IL</sub>				0.8	V
Referencevoltage, V <sub>ref</sub> to REFIN terminal		2	2.048	V <sub>DD</sub> -2	V
Loadresistance, R <sub>L</sub>		2			k?
Operatingfree-airtemperature, T <sub>A</sub>	HT5615	0		70	°C
	HT5615A	40		85	°C

**ELECTRICAL CHARACTERISTICS**

 overrecommendedoperatingfree-airtemperaturerange, V<sub>DD</sub> = 5V ± 5%, V<sub>ref</sub> = 2.048V (unlessotherwisenoted)

STATIC DAC SPECIFICATIONS							
PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Resolution				10			bits
Integralnonlinearity,end pointadjusted(INL)		V <sub>ref</sub> = 2.048V,	See <sup>(1)</sup>			±1	LSB
Differentialnonlinearity(DNL)		V <sub>ref</sub> = 2.048V,	See <sup>(2)</sup>		±0.1	±0.5	LSB
E <sub>ZS</sub>	Zero-scaleerror(offseterrorat zero scale)	V <sub>ref</sub> = 2.048V,	See <sup>(3)</sup>			±3	LSB
	Zero-scale-errortemperaturecoefficient	V <sub>ref</sub> = 2.048V,	See <sup>(4)</sup>		3		ppm/°C
E <sub>G</sub>	Gain error	V <sub>ref</sub> = 2.048V,	See <sup>(5)</sup>			±3	LSB
	Gain-errortemperaturecoefficient	V <sub>ref</sub> = 2.048V,	See <sup>(6)</sup>		1		ppm/°C
PSRR	Power-supplyrejectionratio	Zero scale	See <sup>(7)(8)</sup>			80	dB
		Gain				80	
Analogfullscaleoutput		R <sub>L</sub> = 100k?				2V <sub>ref</sub> (1023/1024)	V

- (1) The relativeaccuracyor integralnonlinearity(INL), sometimesreferredto as linearityerror,is the maximumdeviationof the outputfrom the linebetweenzero and fullscaleexcludingthe effectsof zero codeand full-scaleerrors(see text). Testedfromcode3 to code1024.
- (2) The differentialnonlinearity(DNL), sometimesreferredto as differentialerror,is the differencebetweenthe measuredand ideal1LSB amplitudechangeof any twoadjacentcodes.Monotonicmeansthe outputvoltagechanges in the same direction(or remainsconstant) as a changein the digitalinputcode. Testedfromcode3 to code1024.
- (3) Zero-scaleerroris the deviationfromzero-voltageoutputwhenthe digitalinputcodeis zero (see text).
- (4) Zero-scale-errortemperaturecoefficientis givenby: E<sub>ZS</sub> TC = [E<sub>ZS</sub> (T<sub>max</sub>) - E<sub>ZS</sub> (T<sub>min</sub>)]/V<sub>ref</sub> · 10<sup>6</sup> / (T<sub>max</sub> - T<sub>min</sub>).
- (5) Gain erroris the deviationfromthe idealoutput(V<sub>ref</sub> - 1LSB) withan outputloadof 10k? excludingthe effectsof the zero-scaleerror.
- (6) Gain temperaturecoefficientis givenby: E<sub>G</sub> TC = [E<sub>G</sub> (T<sub>max</sub>) - E<sub>G</sub> (T<sub>min</sub>)]/V<sub>ref</sub> · 10<sup>6</sup> / (T<sub>max</sub> - T<sub>min</sub>).
- (7) Zero-scale-errorrejectionratio(EZS-RR) is measuredby varyingthe V<sub>DD</sub> from4.5V to 5.5V dc and measuringthe proportionof this signalimposedon the zero-codeoutputvoltage.
- (8) Gain-errorrejectionratio(EG-RR) is measuredby varyingthe V<sub>DD</sub> from4.5V to 5.5V dc and measuringthe proportionof thissignal imposedon the full-scaleoutputvoltageaftersubtractingthe zero-scalechange.

**VOLTAGE OUTPUT (OUT)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{O}$ Voltage output range	$R_L = 10k\Omega$	0		$V_{DD}-0.4$	V
Output load regulation accuracy	$V_{O(OUT)} = 2V, R_L = 2k\Omega$			0.5	LSB
$I_{OSC}$ Output short circuit current	OUT to $V_{DD}$ or AGND		20		mA
$V_{OL(low)}$ Output voltage, low-level	$I_{O(OUT)} = 5mA$			0.25	V
$V_{OH(high)}$ Output voltage, high-level	$I_{O(OUT)} = 5mA$	4.75			V
<b>REFERENCE INPUT (REFIN)</b>					
$V_I$ Input voltage		0		$V_{DD}-2$	V
$r_i$ Input resistance		10			M $\Omega$
$C_i$ Input capacitance			5		pF
<b>DIGITAL INPUTS (DIN, SCLK, <math>\overline{CS}</math>)</b>					
$V_{IH}$ High-level digital input voltage		2.4			V
$V_{IL}$ Low-level digital input voltage				0.8	V
$I_{IH}$ High-level digital input current	$V_I = V_{DD}$			$\pm 1$	$\mu A$
$I_{IL}$ Low-level digital input current	$V_I = 0$			$\pm 1$	$\mu A$
$C_i$ Input capacitance			8		pF
<b>DIGITAL OUTPUT (DOUT)</b>					
$V_{OH}$ Output voltage, high-level	$I_O = -2mA$	$V_{DD}-1$			V
$V_{OL}$ Output voltage, low-level	$I_O = 2mA$			0.4	V
<b>POWER SUPPLY</b>					
$V_{DD}$ Supply voltage		4.5	5	5.5	V
$I_{DD}$ Power supply current	$V_{DD} = 5.5V$ , No load, All inputs = 0V or $V_{DD}$		150	250	$\mu A$
	$V_{DD} = 5.5V$ , No load, All inputs = 0V or $V_{DD}$	$V_{ref} = 2.048V$	230	350	$\mu A$
<b>ANALOG OUTPUT DYNAMIC PERFORMANCE</b>					
Signal-to-noise + distortion, S/(N+D)	$V_{ref} = 1V_{pp}$ at 1kHz + 2.048Vdc, code = 11 1111 1111 <sup>(1)</sup>		60		dB

(1) The limiting frequency value at 1V<sub>pp</sub> is determined by the output amplifiers slew rate.

**DIGITAL INPUT TIMING REQUIREMENTS**

PARAMETER	MIN	NOM	MAX	UNIT
$t_{su(DS)}$ Setup time, DIN before SCLK high	45			ns
$t_{h(DH)}$ Hold time, DIN valid after SCLK high	0			ns
$t_{su(CSS)}$ Setup time, $\overline{CS}$ low to SCLK high	1			ns
$t_{su(CS1)}$ Setup time, $\overline{CS}$ high to SCLK high	50			ns
$t_{h(CSH0)}$ Hold time, SCLK low to $\overline{CS}$ low	1			ns
$t_{h(CSH1)}$ Hold time, SCLK low to $\overline{CS}$ high	0			ns
$t_w(CS)$ Pulse duration, minimum chip select pulse width high	20			ns
$t_w(CL)$ Pulse duration, SCLK low	25			ns
$t_w(CH)$ Pulse duration, SCLK high	25			ns

**OUTPUT SWITCHING CHARACTERISTICS**


PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
$t_{pd(DOUT)}$ Propagation delay time, DOUT	$C_L = 50pF$			50	ns

**OPERATING CHARACTERISTICS**

 over recommended operating free air temperature range,  $V_D = 5V \pm 5\%$ ,  $V_{ref} = 2.048V$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ANALOG OUTPUT DYNAMIC PERFORMANCE</b>						
SR	Output slew rate	$C_L = 100pF$ , $T_A = +25^\circ C$		0.3	0.5	$V/\mu s$
$t_s$	Output settling time	To 0.5LSB, $R_L = 10k\Omega$ , $C_L = 100pF$ , (1)		12.5		$\mu s$
	Glitch energy	DIN = All 0s to all 1s		5		nV-s
<b>REFERENCE INPUT (REFIN)</b>						
	Reference feedthrough	REFIN = 1V <sub>PP</sub> at 1kHz + 2.048Vdc (2)		-80		dB
	Reference input bandwidth (#3dB)	REFIN = 0.2V <sub>PP</sub> + 2.048Vdc		30		kHz





- (1) Settling time is the time for the output signal to remain within 0.5LSB of the final measured value for a digital input code change of 000 hex to 3FF hex or 3FF hex to 000 hex  
 (2) Reference feedthrough is measured at the DAC output with an input code = 000 hex and  $V_{ref} = 2.048Vdc + 1V_{pp}$  at 1kHz.

**PARAMETER MEASUREMENT INFORMATION**


- NOTES: A. The input clock, applied at the SCLK terminal, should be inhibited low when CS is high to minimize clock feedthrough.  
 B. Data input from preceding conversion cycle.  
 C. Sixteenth SCLK falling edge

**Figure 1. Timing Diagram**

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS (continued)




Figure 6.




Figure 7. Differential Nonlinearity With Input Code




Figure 8. Integral Nonlinearity With Input Code

## APPLICATION INFORMATION

### GENERAL FUNCTION

The HT5615A uses a resistor string network buffered with an op amp in a fixed gain of 2 to convert 10-bit digital data to analog voltage levels (see functional block diagram and [Figure 9](#)). The output of the HT5615A is the same polarity as the reference input (see [Table 1](#)).

An internal circuit resets the DAC register to all zeros on power up.




Figure 9. HT5615A Typical Operating Circuit

Table 1. Binary Code Table (0V to 2V  $V_{REFIN}$  Output) , Gain = 2

INPUT <sup>(1)</sup>			OUTPUT
1111	1111	11(00)	2 V $\frac{1023}{1024} V_{REFIN}$
	:		:
1000	0000	01(00)	2 V $\frac{513}{1024} V_{REFIN}$
1000	0000	00(00)	$\frac{512}{1024} V_{REFIN} + V_{REFIN}$
0111	1111	11(00)	2 V $\frac{511}{1024} V_{REFIN}$
	:		:
0000	0000	01(00)	2 V $V_{REFIN} \frac{1}{1024}$
0000	0000	00(00)	0 V

(1) A 10-bit data word with two bits below the LSB bit (sub-LSB) with 0 values must be written since the DAC input latch is 12 bits wide.



## BUFFER AMPLIFIER

The output buffer has a rail-to-rail output with short circuit protection and can drive a 2kΩ load with a 100pF load capacitance. Settling time is 12.5μs typical to within 0.5LSB of final value.

## EXTERNAL REFERENCE

The reference voltage input is buffered, which makes the DAC input resistance not code dependent. Therefore, the REFIN input resistance is 10MΩ and the REFIN input capacitance is typically 5pF independent of input code. The reference voltage determines the DAC full-scale output.

## LOGIC INTERFACE

The logic inputs function with either TTL or CMOS logic levels. However, using rail-to-rail CMOS logic achieves the lowest power dissipation. The power requirement increases by approximately 2 times when using TTL logic levels.

## SERIAL CLOCK AND UPDATE RATE

Figure 1 shows the HT5615A timing. The maximum serial clock rate is:

$$f_{(\text{SCLK})\text{max}} = \frac{1}{t_{w\text{CH}} + t_{w\text{CL}}}$$

or approximately 14MHz. The digital update rate is limited by the chip-select period, which is:

$$t_{p(\text{CS})} + 16(t_{w\text{CH}} + t_{w\text{CL}}) + t_{w\text{CS}}$$


and is equal to 820ns which is a 1.21MHz update rate. However, the DAC settling time to 10 bits of 12.5μs limits the update rate to 80kHz for full-scale input step transitions.

## SERIAL INTERFACE

When chip select (CS) is low, the input data is read into a 16-bit shift register with the input data clocked in most significant bit first. The rising edge of the SCLK input shifts the data into the input register.


The rising edge of CS then transfers the data to the DAC register. When CS is high, input data cannot be clocked into the input register. All CS transitions should occur when the SCLK input is low.

If the daisy chain (cascading) function (see daisy-chaining devices section) is not used, a 12-bit input data sequence with the MSB first can be used as shown in [Figure 10](#):



**Figure 10. 12-Bit Input Data Sequence**

or 16 bits of data can be transferred as shown in [Figure 11](#) with the 4 upper dummy bits first.



**Figure 11. 16-Bit Input Data Sequence**

The data from DOUT requires 16 falling edges of the input clock and, therefore, requires an extra clock width. When daisy chaining multiple HT5615A devices, the data requires 4 upper dummy bits because the data transfer requires 16 input-clock cycles plus one additional input-clock falling edge to clock out the data at the DOUT terminal (see Figure 1).

The two extra (sub-LSB) bits are always required to provide hardware and software compatibility with 12-bit data converter transfers.

The HT5615A three-wire interface is compatible with the SPI, QSPI, and Microwire serial standards. The hardware connections are shown in Figure 12 and Figure 13.

The SPI and Microwire interfaces transfer data in 8-bit bytes; therefore, two write cycles are required to input data to the DAC. The QSPI interface, which has a variable input data length from 8 to 16 bits, can load the DAC input register in one write cycle.




Figure 12. Microwire Connection




Figure 13. SPI/QSPI Connection

## DAISY-CHAINING DEVICES


DACs can be daisy-chained by connecting the DOUT terminal of one device to the DIN of the next device in the chain, providing that the setup time,  $t_{su}(CSS)$  (CS low to SCLK high), is greater than the sum of the setup time,  $t_{su}(DS)$ , plus the propagation delay time,  $t_{pd}(DOUT)$ , for proper timing (see digital input timing requirements section). The data at DIN appears at DOUT, delayed by 16 clock cycles plus one clock width. DOUT is a totem-poled output for low power. DOUT changes on the SCLK falling edge when CS is low. When CS is high, DOUT remains at the value of the last data bit and does not go into a high-impedance state.

## LINEARITY, OFFSET, AND GAIN ERROR USING SINGLE-ENDED SUPPLIES

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset the output voltage may not change with the first code depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in [Figure 14](#).



**Figure 14. Effect of Negative Offset (Single Supply)**

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.


For a DAC, linearity is measured between zero-input code (all inputs '0') and full-scale code (all inputs '1') after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage. For the HT5615A, the zero-scale (offset) error is  $\pm 3\text{LSB}$  maximum. The code is calculated from the maximum specification for the negative offset.

## POWER-SUPPLY BYPASSING AND GROUND MANAGEMENT

Printed circuit boards that use separate analog and digital ground planes offer the best system performance. Wire-wrap boards do not perform well and should not be used. The two ground planes should be connected together at the low-impedance power-supply source. The best ground connection may be achieved by connecting the DAC AGND terminal to the system analog ground plane making sure that analog ground currents are well managed and there are negligible voltage drops across the ground plane.

A  $0.1\mu\text{F}$  ceramic-capacitor bypass should be connected between  $V_{\text{DD}}$  and AGND and mounted with short leads as close as possible to the device. Use of ferrite beads may further isolate the system analog supply from the digital power supply.

[Figure 15](#) shows the ground plane layout and bypassing technique.



**Figure 15. Power-Supply Bypassing**

## SAVING POWER

Setting the DAC register to all 0s minimizes power consumption by the reference resistor array and the output load when the system is not using the DAC.



## **AC CONSIDERATIONS**

### **Digital Feedthrough**

Even with  $\overline{CS}$  high, high-speed serial data at any of the digital input or output terminals may couple through the DAC package internal stray capacitance and appear at the DAC analog output as digital feedthrough. Digital feedthrough is tested by holding CS high and transmitting 0101010101 from DIN to DOUT.

### **Analog Feedthrough**



Higher frequency analog input signals may couple to the output through internal stray capacitance. Analog feedthrough is tested by holding CS high, setting the DAC code to all 0s, sweeping the frequency applied to REFIN, and monitoring the DAC output.

**(DIP8)**


Symbol	Dimension, mm	
	MIN	MAX
A	8.51	10.16
B	6.1	7.11
C		5.33
D	0.36	0.56
F	1.14	1.78
G	2.54	
H	7.62	
J	0°	10°
K	2.92	3.81
L	7.62	8.26
M	0.2	0.36
N	0.38	

**NOTES:**

- Dimensions "A", "B" do not include mold flash or protrusions.  
Maximum mold flash or protrusions 0.25 mm (0.010) per side.

**(SOP8)**


Symbol	Dimension, mm	
	MIN	MAX
A	4.8	5
B	3.8	4
C	1.35	1.75
D	0.33	0.51
F	0.4	1.27
G	1.27	
H	5.72	
J	0°	8°
K	0.1	0.25
M	0.19	0.25
P	5.8	6.2
R	0.25	0.5

**NOTES:**

- Dimensions A and B do not include mold flash or protrusion.
- Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B - 0.25 mm (0.010) per side.