



- ★ Super Low Gate Charge
- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

### Product Summary



BVDSS	RDS(ON)	ID
-30V	7.2mΩ	-70A

### Description

The FKBA3031 is the high cell density trenched P-ch MOSFETs, which provide excellent RDS(ON) and gate charge for most of the synchronous buck converter applications.

The FKBA3031 meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

### PRPAK5X6 Pin Configuration



### Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V <sub>DS</sub>	Drain-Source Voltage	-30	V
V <sub>GS</sub>	Gate-Source Voltage	±20	V
I <sub>D</sub> @T <sub>C</sub> =25°C	Continuous Drain Current, V <sub>GS</sub> @ -10V <sup>1,6</sup>	-70	A
I <sub>D</sub> @T <sub>C</sub> =100°C	Continuous Drain Current, V <sub>GS</sub> @ -10V <sup>1,6</sup>	-50	A
I <sub>DM</sub>	Pulsed Drain Current <sup>2</sup>	-200	A
EAS	Single Pulse Avalanche Energy <sup>3</sup>	80	mJ
I <sub>AS</sub>	Avalanche Current	-40	A
P <sub>D</sub> @T <sub>C</sub> =25°C	Total Power Dissipation <sup>4</sup>	90	W
T <sub>STG</sub>	Storage Temperature Range	-55 to 175	°C
T <sub>J</sub>	Operating Junction Temperature Range	-55 to 175	°C

### Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R <sub>θJA</sub>	Thermal Resistance Junction-ambient 1(t≤10S)	---	20	°C/W
	Thermal Resistance Junction-ambient 1(Steady State)	---	50	°C/W
R <sub>θJC</sub>	Thermal Resistance Junction-case 1	---	1.6	°C/W

### Electrical Characteristics ( $T_J=25^\circ C$ , unless otherwise noted)







Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250\mu A$	-30	---	---	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{GS}=-10V, I_D=-20A$	---	6	7.2	$m\Omega$
		$V_{GS}=-4.5V, I_D=-15A$	---	9.5	12	$m\Omega$
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=-250\mu A$	-1.2	---	-2.5	V
$I_{DSS}$	Drain-Source Leakage Current	$V_{DS}=-24V, V_{GS}=0V, T_J=25^\circ C$	---	---	-1	$\mu A$
		$V_{DS}=-24V, V_{GS}=0V, T_J=55^\circ C$	---	---	-5	
$I_{GSS}$	Gate-Source Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	---	---	$\pm 100$	nA
$R_g$	Gate Resistance	$V_{DS}=0V, V_{GS}=0V, f=1MHz$	---	1.2	---	$\Omega$
$Q_g$	Total Gate Charge (-10V)	$V_{DS}=-15V, V_{GS}=-10V, I_D=-18A$	---	60	---	nC
$Q_{gs}$	Gate-Source Charge		---	9	---	
$Q_{gd}$	Gate-Drain Charge		---	15	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=-15V, V_{GS}=-10V, R_G=3.3\Omega, I_D=20A$	---	17	---	ns
$T_r$	Rise Time		---	40	---	
$T_{d(off)}$	Turn-Off Delay Time		---	55	---	
$T_f$	Fall Time		---	13	---	
$C_{iss}$	Input Capacitance	$V_{DS}=-25V, V_{GS}=0V, f=1MHz$	---	3450	---	pF
$C_{oss}$	Output Capacitance		---	255	---	
$C_{rss}$	Reverse Transfer Capacitance		---	140	---	






### Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$I_s$	Continuous Source Current <sup>1,5</sup>	$V_G=V_D=0V$ , Force Current	---	---	-70	A
$V_{SD}$	Diode Forward Voltage <sup>2</sup>	$V_{GS}=0V, I_s=-1A, T_J=25^\circ C$	---	---	-1.2	V
$t_{rr}$	Reverse Recovery Time	$I_F=-20A, di/dt=100A/\mu s, T_J=25^\circ C$	---	22	---	nS
			---	72	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leq 300\mu s$  , duty cycle  $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is  $V_{DD}=-50V, V_{GS}=-10V, L=0.1mH, I_{AS}=-40A$
- 4.The power dissipation is limited by  $150^\circ C$  junction temperature
- 5.The data is theoretically the same as  $I_D$  and  $I_{DM}$  , in real applications , should be limited by total power dissipation
- 6.The maximum current rating is package limited.

**Typical Characteristics**

**Fig.1 Typical Output Characteristics**

**Fig.3 Source Drain Forward Characteristics**

**Fig.5 Normalized  $-V_{GS(\text{th})}$  vs  $T_J$** 

**Fig.2 On-Resistance vs G-S Voltage**

**Fig.4 Gate-Charge Characteristics**

**Fig.6 Normalized  $R_{DS(on)}$  vs  $T_J$**


**Fig.7 Capacitance**

**Fig.8 Safe Operating Area**

**Fig.9 Normalized Maximum Transient Thermal Impedance**

**Fig.10 Switching Time Waveform**

**Fig.11 Unclamped Inductive Switching Waveform**