



UNI-SEMICONDUCTOR CO., LTD
宇力半导体有限公司

U3500(E) Data Sheet

V 3.0

版权归宇力半导体有限公司

DESCRIPTION

The U3500E is available in a ESOP-8 package with an exposed pad.

- Wide 10V to 120V Input Range
- DC-DC 12V/10A Typical Switching Current Application
- Hysteretic Control: No Compensation
- Up to 80KHz Switching Frequency
- PWM Control Input for step-down Application
- Short-Circuit Shutdown (SCS) with Integrated IC
- Low Quiescent Current
- Thermal Shutdown
- Available in a SOIC-8 Package with an Exposed Pad

- Scooters, E-Bike Control Power Supplies
- Solar Energy Systems
- Automotive System Power
- Industrial Power Supplies
- High-Power LED Drivers

The diagram illustrates a 12V 10A DC-DC converter circuit. The input is a 104/100V DC source, which is filtered by capacitor C3 (104/100V) and capacitor C1 (100μF/100V). The input voltage is also divided by resistors R6 (510K/0805) and R7 (15R/0805) for feedback to the U3500E controller (IC1). The U3500E is configured with its VIN pin to the input, EN pin to ground, FB pin to the feedback network (R6, R7, R8), and BS pin to ground. The controller's SW pin drives the MOSFET (MOS1, AP50N100K) through a gate resistor R9 (1K/0603). The MOSFET's source is connected to ground, and its drain is connected to the inductor L1 (47μH) and the output filter network. The output filter consists of a diode D1 (STPS20100) in series with a parallel combination of a resistor R10 (2R/1206) and a capacitor C8 (104/0805/50V). The output voltage is also divided by resistors R1 (10K/0603) and R2 (1.1K/0603) for feedback to the U3500E. The output is filtered by capacitor C2 (1000μF/25V) and capacitor C7 (104/0805/50V). The output voltage is also divided by resistors R3 (30K/0603) and R4 (1K/0603) for feedback to the U3500E. The output is connected to a 12V 10A load through a TVS diode D3.

ORDERING INFORMATION


Part Number*	Package	DESCRIPTION
U3500E	SOIC-8 EP	4000Pcs/Reel

* For Tape & Reel, add suffix -Z (e.g. U3500E-Z)

ORDERING INFORMATION

Part Number	Package	Vo	VINMAX	Load Current
U3500	SOP-8	>2V	120V	Io<=8A
U3500E	ESOP-8	>2V	120V	Io<=10A

OPACKAGE REFERENCE



PIN FUNCTIONS

SOIC-8 EP Pin #	Name	Description
1	VIN	Input supply. VIN supplies power to all of the internal control circuitries, both BST regulators, and the high-side switch. A decoupling capacitor to ground must be placed close to VIN to minimize switching spikes.
2	EN	Enable input. Pull EN below the specified threshold to shut down the U3500E. Pull EN above the specified threshold or leave EN floating to enable the U3500E.
3	FB	Feedback. FB is the input to the voltage hysteretic comparators. The average FB voltage is maintained at 200mV by loop regulation.
4	BS	Bootstrap. Connected to a bootstrap diode 1N4148.
5	VB	Boot. BST is the positive power supply for the internal, floating, high-side MOSFET driver. Connect a bypass capacitor between BST and SW.
6	SW	Switch node. SW is the output, drives External power MOSFET
7	VS	Switch source. Upper drive low potential
8	IS	Current detection. Current Sensing Input
9	EP- GND	Ground. GND should be placed as close to the output capacitor as possible to avoid the high-current switch paths. Connect the exposed pad to GND plane for optimal thermal performance.

BLOCK DIAGRAM




Figure 1:Function Block Diagram

Absolute Maximum Ratings (Note 1)

Parameter	Value	Unit
VIN,SW,VS Pin Voltage Range	-0.3 to 120	V
VB Supply Voltage	120+7V	V
VB Clamp Current	1	mA
FB, IS, EN Voltage Range	-0.3 to 7	V
Package Thermal Resistance ---Junction to Ambient (SOP-8)	165	°C/W
Maximum Junction Temperature	160	°C
Storage Temperature Range	-65 to 150	°C
Lead Temperature (Soldering, 10sec.)	260	°C
ESD Capability, HBM (Human Body Model)	3	kV
ESD Capability, MM (Machine Model)	250	V

ELECTRICAL CHARACTERISTICS

$V_{IN} = 60V$, $T_A = +25^{\circ}C$, unless otherwise noted. Specifications over temperature are guaranteed by design and characterization.

Parameter	Symbol	Condition	Min	Typ	Max	Units
VIN UVLO threshold				10.0		V
VIN UVLO hysteresis				0.4		V
Shutdown supply current		$V_{EN} = 0V$		1.8		μA
Quiescent supply current		No load, DIM = low, $V_{FB} = 1.25V$		2.2		mA
Drive source current	$I_{S(ON)}$			500		mA
leakage current	I_{SWLK}	$V_{EN} = 0V$, $V_{SW} = 0V$		0.02	1.5	μA
Working frequency	F _{sw}			80		KHz
EN -on	V_{ENH}			2.8	7	V
EN -off	V_{ENL}				1	V
EN threshold hysteresis	V_{ENHY}			500		mV
EN input current	I_{ENI}	$V_{EN} = 5V$		0.01	1.5	μA
EN pull-up current	I_{ENS}	$V_{EN} = 2V$		2	3	μA
Feedback voltage threshold	V_{FBH}		1.22	1.25	1.28	V
FB input current	I_{FB}	$V_{FB} = 5V$ or $0V$	-800		800	nA
FB propagation delay to output high ⁽⁶⁾	T_{FBDH}	Falling edge of V_{FB} from 1.25V to 0V to V_{SW} rising edge		100		ns
FB propagation delay to output high ⁽⁶⁾	T_{FBDL}	Rising edge of V_{FB} from 0V to 1.25V to V_{SW} falling edge		100		ns
Thermal shutdown ⁽⁷⁾		Trigger thermal shutdown		150		$^{\circ}C$
		Hysteresis		20		

NOTES:

Note1. Stresses listed as the above “Maximum Ratings” may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to maximum rating conditions for extended periods may remain possibility to affect device reliability.

Note2. The device is not guaranteed to function outside its operating conditions.


Note3. Guaranteed by design.

TYPICAL CHARACTERISTICS


VIN = 60V, TA = +25°C, unless otherwise noted.

Shutdown Current vs. Input Voltage


EN=LOW

**Quiescent Current vs. Input Voltage**




EN=HIGH, DIM=LOW, VFB=1.25V

**Shutdown Current vs. Temperature**

VIN=95V, EN=LOW




**Quiescent Current vs. Temperature**

VIN=95V, DIM=LOW, EN=HIGH, VFB=250mV

**UVLO Threshold vs. Temperature****EN Threshold vs. Temperature**

TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN} = 60V$, $V_{OUT} = 12V$, $I_{OUT} = 1A$, $L = 47\mu H$, $C_{OUT} = 100\mu F$, $T_A = +25^\circ C$, unless otherwise noted.

Efficiency vs. Output Current**Load Regulation****Line Regulation**

OPERATION

Hysteresis Current Control with Adaptive Threshold Adjustment

The U3500E operates in a hysteretic voltage-control mode to regulate the output voltage. FB is connected to the tap of a resistor divider, which determines the output voltage. The power MOSFET is turned on when the FB voltage (V_{FB}) rises to FBon and remains on until V_{FB} rises to FBoff. The power MOSFET is turned off when V_{FB} drops to FBoff and remains off until V_{FB} falls to FBon. The two thresholds of FBon and FBoff are adjusted adaptively to compensate for all the circuit delays, so the output voltage is regulated with an average 1.25V value at FB.

Enable (EN) Control

The U3500E has a dedicated enable control pin (EN) with positive logic. Its falling threshold is 2.5V, and its rising threshold is 2.8V.

When EN is pulled up to about 3V by an internal current source, so it is enabled.

Floating Driver and Bootstrap Charging

The floating power MOSFET driver is powered by an external bootstrap capacitor. This floating driver has its own under-voltage lockout (UVLO) protection. The UVLO rising threshold is 10V with a threshold error of 0.2V.

The bootstrap capacitor is charged and regulated to about 5V by the dedicated internal bootstrap regulator.

If the internal circuit does not have sufficient voltage, and the bootstrap capacitor is not sufficiently charged, extra external circuitry can be used to ensure that the bootstrap voltage is in the normal operating region. Refer to the External Bootstrap Diode section for more details.

Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) is implemented to protect the chip from operating at an insufficient supply voltage. The UVLO rising threshold is about 10V, while its falling threshold is a consistent 9.5V.

Fast charging Function for USB Applications

Because the FB reference of the U3500E is very flexible, it is recommended to use the U3500E for USB Fast charging Applications by connecting the current sense resistor between FB and GND.

Thermal Shutdown

Thermal shutdown is implemented to prevent the chip from operating at exceedingly high temperatures. When the silicon die temperature is higher than its upper threshold, the entire chip shuts down. When the temperature is lower than its lower threshold, the chip is enabled again.

Output Short Shutdown Protection

The output voltage is well-regulated when V_{FB} is around 1.25V. If the output is pulled Shutdown in over-current protection (OCSP) or is shorted to GND directly, V_{FB} is low, Until the power MOSFET is turned on again. The U3500E regards the low V_{FB} as a failure. The power MOSFET is pulled Shutdown if the failure time is longer.

The power MOSFET current is also accurately sensed via a current sense MOSFET. If the current is over the current limit, the IC is pulled Shutdown. This offers extra protection under output- short conditions.

APPLICATION INFORMATION

Setting the Output Voltage

The output voltage (V_{OUT}) is set by a resistor divider ($R1$ and $R2$) (see the Typical Application on page 1). To achieve good noise immunity and low power loss, $R2$ is recommended to be in the range of $1k\Omega$ to $50k\Omega$. $R1$ can then be determined with Equation (1):

$$R1 = \frac{V_{OUT} - V_{FB}}{V_{FB}} \times R2 \quad (1)$$

Where V_{FB} is 1.25V, typically.

Output Capacitor and Frequency Setting

The output capacitor (C_{OUT}) is necessary for achieving a smooth output voltage. The ESR of the capacitor should be sufficiently large compared to the capacitance; otherwise, the system may behave in an unexpected way, and the current ripple may be very high. V_{FB} changes from 1.22V to 1.28V when the power MOSFET switches on. To charge the capacitor and generate 1.28V at FB, the system needs ESR and some inductor current. For example, for a 5V V_{OUT} , if the forward capacitor is $0.1\mu F$, the suggested ESR range of the output capacitor is $100m\Omega$ to $250m\Omega$. Tantalum or aluminum electrolytic capacitors with a small ceramic capacitor are recommended.

A forward capacitor across $R1$ is recommended when the output capacitor is tantalum or aluminum electrolytic, which can set the desired frequency if the output capacitor and ESR cannot be changed. The forward capacitor can reduce the output voltage ripple.

In some application, simply a forward capacitor may not get proper frequency, then we can add a forward resistor in series with the forward capacitor or even more add a ceramic on the output.

Selecting the Inductor

The inductor (L) is required to convert the switching voltage to a smooth current to the load. Although the output current is low, it is recommended that the inductor current be continuous in each switching period to prevent reaching the current limit. Calculate the inductor value with Equation (2):

$$L = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{F_{SW} \times I_{OUT} \times V_{IN} \times K} \quad (2)$$

Where K is a coefficient of about 0.15 ~ 0.85.

Output Rectifier Diode

The output rectifier diode supplies current to the inductor when the high-side switch is off. To reduce losses due to the diode forward voltage and recovery times, use a Schottky diode.

The average current through the diode can be approximated with Equation (3):

$$I_D = I_{OUT} \times \left(1 - \frac{V_{OUT}}{V_{IN}} \right) \quad (3)$$

Choose a diode with a maximum reverse voltage rating greater than the maximum input voltage and a current rating is greater than the average diode current.

Input Capacitor (C_{IN})

The input current to the step-down converter is discontinuous and therefore requires a capacitor to supply AC current to the step-down converter while maintaining the DC input voltage. Use low ESR capacitors for the best performance, especially under high switching frequency applications.

The RMS current through the input capacitor can be calculated with Equation (4):

$$I_{IN_AC} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}} \right)} \quad (4)$$

With low ESR capacitors, the input voltage ripple can be estimated with Equation (5):

$$\Delta V_{IN} = \frac{I_{OUT} \times V_{OUT}}{F_{SW} \times C_{IN} \times V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}} \right) \quad (5)$$

Choose an input capacitor with enough RMS current rating and enough capacitance for small input voltage ripples.

When electrolytic or tantalum capacitors are applied, a small, high-quality ceramic capacitor (i.e.: $0.1\mu F$) should be placed as close to the IC as possible.

External Bootstrap Diode

An external bootstrap diode may enhance the efficiency of the converter (see Figure 2). An external VB diode is recommended from the BS supply to VB in the following cases:

- There is a 5V rail available in the system
- IO is greater than 1A

This diode is also recommended for high duty cycle operations (when $V_{OUT} / V_{IN} > 65\%$) and very high frequency applications.

The bootstrap diode can be a low-cost one, such as FR107.






Figure 2: External Bootstrap Diode


PCB Layout Guidelines

Efficient PCB layout is critical for stable operation. For best results, refer to Figure 3 and follow the guidelines below.

1. Place the input decoupling capacitor, catch diode, and the U3500E (VIN, SW, and PGND) as close to each other as possible.
2. Keep the power traces very short and fairly wide, especially for the SW node.
This can help greatly reduce voltage spikes on the SW node and lower the EMI noise level.
3. Run the feedback trace as far from the inductor and noisy power traces (like the SW node) as possible.
4. Place thermal vias with 15mil barrel diameter and 40mil pitch (distance between the centers) under the exposed pad to improve thermal conduction.






TYPICAL APPLICATION CIRCUIT

APP1: $V_{OUT} = 12.5V$, $I_{OUT} = 3A$ APP2: $V_{OUT} = 12.5V$, $I_{OUT} = 10A$ 

APP3: , $V_{OUT} = 12.5V$, $I_{OUT} = 10A$ (Short-Circuit Shutdown and Off-delay Application)

PACKAGE INFORMATION

SOIC-8 EP

**RECOMMENDED LAND PATTERN**

- NOTE:**
- 1) CONTROL DIMENSION IS IN INCHES
BRACKET IS IN MILLIMETERS.
 - 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH,
PROTRUSIONS OR GATE BURRS.
 - 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH
OR PROTRUSIONS.
 - 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING)
SHALL BE 0.004" INCHES MAX.
 - 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA.
 - 6) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating UNI products into any application. UNI will not assume any legal responsibility for any said applications.

IMPORTANT NOTICE

UNI-SEMICONDUCTOR CO.,LTD(UNI) reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and to discontinue any product without notice at any time.

UNI cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a UNI product. No circuit patent licenses are implied.

Tel: 86-0575-85087896

Fax: 86-0575-88125157
<http://www.uni-semic.com>

Revision History

DATE	REV.	DESCRIPTION
2018/04/19	1.0	First Release
2019/05/21	2.0	Package is changed SOP-8
2021/05/21	3.0	Package is changed to ESOP-8