

# USB 2.0 High-Speed (480 Mbps) Switch with 5V Protection

#### **Features**

• USB 2.0 compliant (high speed, full speed, and low speed)

R<sub>ON</sub>: 4.0Ω typical @ V<sub>DD</sub> = 3.0V
 Channel On Capacitance: 6.0pF
 Wide -3dB Bandwidth: 1,000MHz

• Low bit-to-bit skew

Low Crosstalk: -29B @ 480 Mbps
Off Isolation: -28dB @ 480 Mbps
Near-Zero propagation delay: 250ps

• Support 1.8-V logic on control pins

• V<sub>DD</sub> Operating Range: 3.0V to 5.5V

• ESD: 8kV HBM on Y+/Y- pins per JESD22 standard

 Y+/Y- pins have over-voltage protection and can tolerate a short to VBUS

• Packaging (Pb-free & Green):

10-contact TQFN, 1.3mm x 1.6mm x 0.75mm (ZL10)

# **Application**


- Routes signals for USB 2.0
- · PC, Notebooks and Hand-held devices

### **Description**

The PI3USB102E is a single differential channel 2:1 multiplexer/demultiplexer USB 2.0 Switch. Industry leading advantages include a propagation delay of 250ps, resulting from its low channel resistance and I/O capacitance. PI3USB102E is bidirectional and offers very little attenuation of high-speed signals. It is designed for low bit-to-bit skew, high channel-to-channel noise isolation and is compatible with various standards, such as High Speed USB 2.0 (480 Mb/s).

The PI3USB102E offers over voltage protection for the Y+/Y- pins as per the USB 2.0 specification. With the chip powered on or off if Y+/Y- pins are shorted to VBUS (5V +/- 5%), M+/M- and D+/D-outputs are clamped to provide voltage protection for downstream devices.

## **Block Diagram**






# **Truth Table**

SEL	<del>OE</del>	Y+	Y-
X	Н	Hi-Z	Hi-Z
L	L	M+	M-
Н	L	D+	D-

# **Pin Configuration**



# **Pin Description**

Pin No.	Pin Name	Description
1	Y+	USB Data bus
2	Y-	USB Data bus
3	GND	Ground
4	M-	Multiplexed Source Inputs
5	M+	Multiplexed Source Inputs
6	D-	Multiplexed Source Inputs
7	D+	Multiplexed Source Inputs
8	ŌĒ	Switch Enable
9	$V_{\mathrm{DD}}$	Positive Power Supply
10	SEL	Switch Select



### **Maximum Ratings**

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	65°C to +150°C
Supply Voltage to Ground Potential	0.5V to +6V
DC Input Voltage	0.5V to +6V
DC Output Current	120mA
Power Dissipation	0.5W
l .	

**Note:** Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC Electrical Characteristics for USB 2.0 Switching over Operating Range

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{DD} = 3.0 - 5.5V)$ 

Parameter	Description	Test Conditions <sup>(1)</sup>	Min.	Typ.(2)	Max.	Units	
$V_{\mathrm{IH}}$	Input HIGH Voltage	Guaranteed HIGH level	1.4				
$V_{\mathrm{IL}}$	Input LOW Voltage	Guaranteed LOW level			0.8	V	
$V_{IK}$	Clamp Diode Voltage	$V_{DD} = Max., I_{IK} = -18mA$		-0.7	-1.2		
$I_{\mathrm{IH}}$	Input HIGH Current for SEL and $\overline{\text{OE}}$	$V_{DD} = Max., V_{IH} = VDD$	-100		100		
${ m I}_{ m IL}$	Input LOW Current for SEL and $\overline{\text{OE}}$	$V_{DD} = Max., V_{IL} = GND$	-100		100	nA	
$I_{\mathrm{IH}}$	Input HIGH Current for Y+/Y-	$V_{DD} = 3.3V., V_Y = 5.25V$			50	A	
${ m I}_{ m IL}$	Input LOW Current for Y+/Y-	$V_{DD} = 3.3V., V_Y = 0V$			1	uA	
$I_{Leakage}$	Leakage from Y+/Y- to Vdd when $V_{Y+/Y-} > Vdd$	$V_{DD} = 3.3V., V_{Y+/Y-} = 5.25V,$ $\overline{OE} = LOW$			200	nA	
R <sub>ON</sub>	Switch On-Resistance <sup>(3)</sup>	$V_{DD} = 3V$ , $0V \le V_{input} \le 1.0V$ , $I_{ON} = -40mA$		4.0	5.0		
R <sub>FLAT(ON)</sub>	On-Resistance Flatness <sup>(3)</sup>	$V_{DD} = 3V$ , $0V \le V_{input} \le 1.0V$ , $I_{ON} = -40mA$		1.5		Ω	
$\Delta R_{\mathrm{ON}}$	On-Resistance match from center ports to any other port <sup>(3)</sup>	$V_{DD} = 3V$ , $0V \le V_{input} \le 1.0V$ , $I_{ON} = -40mA$		0.9	2.0	2.0	
		$V_{DD} = 3.0 \text{ V}$	3.1	3.2	3.4		
$V_{OVP}$	Input Over-Voltage Protection Threshold <sup>(4)</sup>	$V_{DD} = 3.3 \text{ V}$	3.4	3.5	3.7	V	
		$V_{DD} = 3.6 \text{ V}$	3.7	3.8	4.0		
$I_{OZ\_M}$	Output leakage current on port M when D path is on	$V_{Y+/Y-} = 5.25V, V_{DD} = 3.3V$ SEL = High, $V_{M+/M-} = 0V$	-200		200	nA	
I <sub>OZ_D</sub>	Output leakage current on port D when M path is on	$V_{Y+/Y-} = 5.25V, V_{DD} = 3.3V$ SEL = Low, $V_{D+/D-} = 0V$	-200		200	nA	
$I_{OFF}$	Y+/Y- Power-Off Leakage Current	$V_{input} = 0V$ to 3.3V, $V_{DD} = 0V$			5	uA	



**Power Supply Characteristics** 

Parameters	Description	Test Conditions <sup>(1)</sup>	Min.	Тур.	Max.	Units
$I_{DD}$	Power Supply Current	$V_{DD} = 3.3V$ , $\overline{OE} = GND$ , $V_{SEL} = GND$ or $V_{DD}$		1	2	uA

#### Notes:

- 1. For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2.  $V_{DD} = 3.0 5.5V$ ,  $T_A = 25$ °C ambient.
- 3. Measured by the voltage drop between Y+/Y- and the lower of M+/M- and D+/D- at indicated current through the Switch.
- When the voltage at Y+/Y- is greater than V<sub>DD</sub> + 0.2V, over-voltage protection limits the output voltage at M+/- and D+/- to protect connected devices from damage.

Capacitance ( $T_A = 25$ °C,  $V_{DD} = 3.3$ V, f = 1MHz)

Parameters <sup>(3)</sup>	Description	Test Conditions <sup>(1)</sup>	Typ.(2)	Max.	Units
$C_{IN}$	Input Capacitance		2.2	3.2	
C <sub>OFF</sub> (M/D)	Switch Off Capacitance for M and D ports	OE = High	3.0	4.0	"F
C <sub>OFF</sub> (Y)	Switch Off Capacitance for Y port	OE = High	5.0	6.0	pF
$C_{ON}$	Switch Capacitance, Switch ON	$V_{SEL} = 0V \text{ or } V_{DD}$	6.0	7.0	

**Dynamic Electrical Characteristics Over the Operating Range** 

Parameters <sup>(3)</sup>	Description	Test Conditions	Min.	Typ.(2)	Max.	Units
X <sub>TALK</sub>	Crosstalk	D <sub>x</sub> = 500 f = 240 MH <sub>2</sub>		-29		dB
O <sub>IRR</sub>	OFF Isolation	$R_L = 50\Omega$ , $f = 240$ MHz		-28		uБ
-3dB BW	-3dB Bandwidth	$R_{\rm L} = 50\Omega$		1,000		MHz
-0.5dB BW	-0.5dB Bandwidth	$R_{\rm L} = 50\Omega$		275		MHz
T <sub>OVP</sub>	Over-Voltage Response Time <sup>(4)</sup>	$C_L = 10 \text{ pF}, V_{Y+/Y-} = 5V,$ $V_{DD} = 3.0 \text{ to } 3.6V$ (6)		40	100	ns
$V_{ m DSW}$	Dynamic Signal Output Swing <sup>(5)</sup>	$C_L = 10 \text{ pF}, V_{Y+/Y-} = 5V,$ $V_{DD} = 3.0 \text{ to } 3.6V$ (6)	2.7	3.0	3.6	V

### Notes:

- 1. For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at  $V_{DD} = 3.3V$ ,  $T_A = 25$ °C ambient.
- 3. This parameter is determined by device characterization but is not production tested.
- 4. Time duration for output voltage higher than V<sub>OVP</sub> when input is connected to 5V.
- 5. Output voltage observed at M+/M- and D+/D- during over-voltage condition.
- 6. Tested using a 750 kHz square wave with  $t_r = 75$  ns and  $t_f = 75$  ns.

### **Switching Characteristics**

winding characteristics								
Parameters	Description	Test Conditions (1)	Min.	Typ.	Max.	Units		
$t_{ m PD}$	Propagation Delay <sup>(2,3)</sup>			0.25				
t <sub>PZH</sub> , t <sub>PZL</sub>	Line Enable Time - SEL, $\overline{OE}$ to D(+/-), M(+/-)		0.5		50	ns		
$t_{\mathrm{PHZ}},t_{\mathrm{PLZ}}$	Line Disable Time - SEL, $\overline{OE}$ to D(+/-), M(+/-)	See Test Circuit	0.5		11.0			
t <sub>BBM</sub>	Break Before Make Delay	for Electrical Characteristics		9.0		ns		
t <sub>SKb-b</sub>	Output skew, bit-to-bit (opposite transition of the same output $(t_{PHL}-t_{PLH})^{(2)}$			8	20	ps		


#### Notes:

- 1. For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- Guaranteed by design.
- 3. The switch contributes no propagation delay other than the RC delay of the On-Resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for 10pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the switch when used in a system is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.


14-0135 4 08/05/14



## **Test Circuit for Dynamic Electrical Characteristics**



### **Test Circuit for Electrical Characteristics**




#### Notes:

- 1. C<sub>L</sub> = Load capacitance: includes jig and probe capacitance.
- 2.  $R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator
- 3. All input impulses are supplied by generators having the following characteristics:  $Z_0 = 50\Omega$ ,  $t_R \le 2.5$ ns,  $t_F \le 2.5$ ns.
- 4. The outputs are measured one at a time with on transition per measurement.

## **Switch Positions**


Test	Switch
$t_{\rm PLZ}, t_{\rm PZL}$	6.0V
$t_{PHZ}, t_{PZH}$	GND
Prop Delay	Open

# **Application Example Diagram**






## **Switching Waveforms**








**Voltage Waveforms Enable and Disable Times** 

## **Overvoltage Protection Waveforms**




The PI3USB102E offers over voltage protection for the Y+/Y- pins to protect from shorts to VBUS (5V). When the voltage on Y+/Y- exceeds  $V_{OVP}$ , the voltage at M+/M- and D+/D- is clamped to  $V_{DSW}$  within the time  $T_{OVP}$ . For rise time of 75 ns (as per USB1.1 and USB2.0 low-speed specifications),  $T_{OVP}$  is typically 40 ns.  $T_{OVP}$  is smaller for faster risetimes. For example,  $T_{OVP}$  is typically 20 ns for rise time of 5 ns.

14-0135 6



## Packaging Mechanicals: 10-Contact TQFN (ZL10)



13-0175

### **Ordering Information**

Ordering Code	Package Code	Package Description	Top Mark
PI3USB102EZLE	ZL	10-contact, Thin Fine Pitch Quad Flat No-Lead (TQFN)	JQ

### Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- $\bullet$  E = Pb-free and Green
- Adding X suffix = Tape/Reel