# RICHTEK®

## 3A, Ultra-Low Dropout Voltage Regulator

### **General Description**

The RT9059 is a high performance positive voltage regulator designed for use in applications requiring very low input voltage and very low dropout voltage at up to 3A. It operates with a VIN as low as 1V and VDD voltage 3V with programmable output voltage as low as 0.8V. The RT9059 features ultra low dropout, ideal for applications where VOUT is very close to VIN. Additionally, it has an enable pin to further reduce power dissipation while shutdown. The RT9059 provides excellent regulation over variations in line, load and temperature. The RT9059 provides a power good signal to indicate if the voltage level of V<sub>O</sub> reaches 90% of its rating value.

### Features

- Output Current up to 3A
- High Accuracy ADJ Voltage 1.5%
- Dropout Voltage 350mV @ 3A Typically
- VOUT Power Good Signal
- VOUT Pull Low Resistance when Disable
- Current Limiting Protection
- Thermal Shutdown Protection
- RoHS Compliant and Halogen Free

### Applications

- Notebook PC Applications
- Motherboard Applications

### **Pin Configuration**



(TOP VIEW)

PGOOD 5	VOUT VOUT VOUT ADJ/NC PGOOD	2 3	DND 11	10 9 8 7 6	VDD VIN VIN VIN EN
---------	---	--------	-----------	------------------------	--------------------------------

WDFN-10L 3x3

SOP-8 (Exposed Pad)

### **Ordering and Marking Information**

Version			Pa	ckage
(Adjustable Output Fixed Output Voltage Code)	Product Code	Lead Plating System	WDFN-10L 3x3 (W-Type)	SOP-8 (Exposed Pad-Option 1)
RT9059GQW	0Q=		V	
RT9059-15GQW	1E=		V	
RT9059-18GQW	18=	G : Green ( Halogen Free	V	
RT9059-25GQW	8F=		V	
RT9059GSP	RT9059GSP	and Pb Free)		V
RT9059-15GSP	RT905915GSP			V
RT9059-18GSP	RT905918GSP			V
RT9059-25GSP	RT905925GSP			V

Note :

Richtek products are :

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.



## **Typical Application Circuit**



V<sub>OUT</sub> = 0.8 x (R1+R2)/R2

Figure 1. Adjustable Voltage Regulator



Figure 2. Fixed Voltage Regulator

### **Functional Pin Description**

	Pin N	lo.			
SOP-8 (Ex	posed Pad)	WDFN-10L 3x3		Pin Name	Pin Function
Adjustable Output Voltage	Fixed Output Voltage	Adjustable Output Voltage	Fixed Output Voltage		
1	1	5	5	PGOOD	Power good open drain output.
2	2	6	6	EN	Enable control input.
3	3	7, 8. 9	7, 8. 9	VIN	Supply input voltage.
4	4	10	10	VDD	Supply voltage of control circuit.
5	5, 7		4	NC	No internal connection.
6	6	1, 2, 3	1, 2, 3	VOUT	Output voltage.
7		4		ADJ	Output voltage setting. V <sub>OUT</sub> = V <sub>REF</sub> x (R1+R2)/R2.
8, 9 (Exposed Pad)	8, 9 (Exposed Pad)	11 (Exposed Pad)	11 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.



## **Functional Block Diagram**





## Absolute Maximum Ratings (Note 1)

Supply Input Voltage, VIN to GND	
DC	0.3V to 6V
< 10ms	0.3V to 7V
Control Voltage, VDD to GND	
DC	0.3V to 6V
< 10ms	0.3V to 7V
Output Voltage, VOUT	0.3V to 6V
Chip Enable Voltage, EN	0.3V to 6V
Adjust Voltage, ADJ	
Power Good Voltage, V <sub>PGOOD</sub>	
• Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
SOP-8 (Exposed Pad)	3.08W
WDFN-10L 3x3	
Package Thermal Resistance (Note 2)	
SOP-8 (Exposed Pad), θ <sub>JA</sub>	32.4°C/W
SOP-8 (Exposed Pad), θ <sub>JC</sub>	
WDFN-10L 3x3, θ <sub>JA</sub>	
WDFN-10L 3x3, <sub>0JC</sub>	
Junction Temperature	
Lead Temperature (Soldering, 10 sec.)	
Storage Temperature Range	
• ESD Susceptibility (Note 3)	
HBM (Human Body Model)	2kV
MM (Machine Model)	

### Recommended Operating Conditions (Note 4)

Supply Input Voltage, VIN	1V to 5.5V
• Control Voltage, VDD (V <sub>DD</sub> > V <sub>OUT</sub> + 1.5V)	3V to 5.5V
Junction Temperature Range	–40°C to 125°C
Ambient Temperature Range	–40°C to 85°C

### **Electrical Characteristics**

 $(V_{DD} = 5V, C_{IN} = C_{OUT} = 10\mu$ F,  $C_{VDD} = 1\mu$ F,  $T_A = 25^{\circ}$ C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
VDD Operation Range	V <sub>DD</sub>		3		5.5	V
VDD POR Threshold	Vpor_vdd	V <sub>DD</sub> rising	2.4	2.7	3	V
VDD POR Falling Hysteresis	$\Delta V_{POR_VDD}$	V <sub>DD</sub> falling	0.15	0.2		V
Input Voltage Range	Vin		1		5.5	V
VIN POR Threshold	VPOR_VIN	V <sub>IN</sub> rising	0.7	0.8	0.9	V
VIN POR Falling Hysteresis	$\Delta V_{POR_VIN}$	V <sub>IN</sub> falling	0.15	0.2	0.25	V
Quiescent Current	lq	EN on, no load		0.6	1.2	mA

## RICHTEK

## **RT9059**

Paran	neter	Symbol	Test Conditions	Min	Тур	Max	Unit
Reference Volta	age	V <sub>REF</sub>		0.788	0.8	0.812	V
Fixed Output Voltage Accuracy						1.5	%
VOUT Load Re	gulation	$\Delta V_{LOAD}$	$I_{OUT} = 1$ mA to 3A, $V_{IN} = V_{OUT} + 1V$		0.5	1	%
OUT Line Regu	llation	$\Delta V_{LINE}$	$      V_{DD} = 3.6V \text{ to } 5.5V, \\       V_{IN} = V_{OUT} + 1V \text{ to } 5V, \\       I_{OUT} = 1\text{mA} $		0.2	0.6	%
	_	N (	I <sub>OUT</sub> = 2A		250	350	
Dropout Voltage	9	Vdrop	I <sub>OUT</sub> = 3A	250    350   3.1 3.6   1 1.4    150    160    90    90    10   0.2 1	350	450	mV
Current Limit		ILIM	V <sub>IN</sub> = 3.6V	3.1	3.6	4.2	Α
Short Circuit Cu	urrent	Isc	V <sub>OUT</sub> < 0.2V	1	1.4	1.8	Α
VOUT Pull Low	Resistance	Rpull	V <sub>EN</sub> = 0V		150		Ω
Thermal Shutdo Temperature	own	T <sub>SD</sub>			160		°C
Thermal Shutdo Temperature	own Recovery	T <sub>SDR</sub>			90		٥C
PGOOD Rising	Threshold	VTH_PGOOD	V <sub>OUT</sub> rising		90		%
PGOOD Hysteresis		$\Delta V_{TH_PGOOD}$	V <sub>OUT</sub> falling		10		%
PGOOD Delay Time				0.2	1	1.5	ms
PGOOD Sink C	apability	Vpgood	I <sub>SINK</sub> = 10mA		0.2	0.4	V
EN Input	Logic-High	VIH		1.2			V
Voltage	Logic-Low	VIL				0.4	V
EN Delay Time	•			0.3	0.85	1.4	ms
EN Pin Bias Current		I <sub>EN</sub>	V <sub>EN</sub> = 5V		12		μA
VDD Pin Shutdown Current		ISHDN_VDD	V <sub>EN</sub> = 0V			1	μA
VIN Pin Shutdo	wn Current	ISHDN_VIN	$V_{EN} = 0V, V_{IN} = 5V$			1	μA
Inrush Current		IINRUSH	$\label{eq:Vout} \begin{split} V_{OUT} &= 1.8V, \ C_{OUT} = 10 \mu F, \\ I_{LOAD} &= 1A \end{split}$		0.5		А
Soft-Start Time		tss		1.9	2.8	3.75	ms

**Note 1.** Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

- Note 2.  $\theta_{JA}$  is measured at  $T_A = 25^{\circ}C$  on a high effective thermal conductivity four-layer test board per JEDEC 51-7.  $\theta_{JC}$  is measured at the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precaution recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.



## **Typical Operating Characteristics**



Copyright ©2020 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

## RICHTEK



RICHTEK











### **Applications Information**

#### **Adjustable Mode Operation**

The output voltage of the RT9059 is adjustable from 0.8V to VIN by external voltage divider resisters as shown in Typical Application Circuit (Figure 1). The value of resisters R1 and R2 should be more than  $10k\Omega$  to reduce the power loss. The output voltage can be calculated by the following equation :

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right)$$

where  $V_{\text{REF}}$  is the reference voltage (0.8V typical).

#### Enable

The RT9059 goes into shutdown mode when the EN pin is in the logic low condition. During this condition, the pass transistor, error amplifier, and band gap are turned off, reducing the supply current to 1 $\mu$ A typical. The RT9059 goes into operation mode when the EN pin is in the logic high condition. If the EN pin is floating, please notice the RT9059 internal initial logic level. For the RT9059, the EN pin function pulls low level internally. So the regulator will be turned off when EN pin is floating.

#### **Input Capacitor**

Good bypassing is recommended from input to ground to improve AC performance. A  $10\mu$ F input capacitor or greater located as close as possible to the IC is recommended.

#### **Output Capacitor**

The output capacitor must meet both requirements for minimum amount of capacitance and ESR in all LDOs application. The RT9059 is designed specifically to work with low ESR ceramic output capacitor in space-saving and performance consideration. Using a ceramic capacitor which value is at least  $10\mu$ F on the RT9059 output ensures stability. The RT9059 still works well with output capacitor of other types due to the wide stable ESR range. Output capacitor of larger capacitance can reduce noise and improve load transient response, stability, and PSRR. The output capacitor should be located not more than 0.5 inch from the VOUT pin of the RT9059 and returned to a clean analog ground.

### **Current Limit**

The RT9059 contains an independent current limit and the short circuit current protection to prevent unexpected applications. The current limit monitors and controls the pass transistor's gate voltage, minimum limiting the output current to 3.1A typical. When the output voltage is less than 0.2V, the short circuit current protection starts the current fold back function and maintains the loading current at maximum 1.8A. The output can be shorted to ground indefinitely without damaging the part.

#### **Power Good**

The power good function is an open-drain output. Connect 100k $\Omega$  pull up resistor to V<sub>OUT</sub> to obtain an output voltage. The PGOOD pin will output high immediately after the output voltage arrives 90% of normal output voltage.

#### **Thermal Shutdown Protection**

Thermal protection limits power dissipation to prevent IC over temperature in the RT9059. When the operation junction temperature exceeds 160°C, the over temperature protection circuit starts the thermal shutdown function and turns the pass transistor off. The pass transistor turns on again after the junction temperature cools by 70°C.

### **Thermal Considerations**

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

#### $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = \left(\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}\right) / \theta_{\mathsf{JA}}$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance,  $\theta_{JA}$ , is layout dependent. For SOP-8 (Exposed Pad) package, the thermal resistance,  $\theta_{JA}$ , is 32.4°C/W on a standard JEDEC 51-7 four-layer thermal test board. For WDFN-10L 3x3 package, the thermal resistance,  $\theta_{JA}$ , is 32.8°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at  $T_A = 25$ °C can be calculated by the following formula :

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (32.4^{\circ}C/W) = 3.08W$  for SOP-8 (Exposed Pad) package

 $P_{D(MAX)}$  = (125°C - 25°C) / (32.8°C/W) = 3.04W for WDFN-10L 3x3 package

The maximum power dissipation depends on the operating ambient temperature for fixed  $T_{J(MAX)}$  and thermal resistance,  $\theta_{JA}$ . The derating curve in Figure 3 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.



RICHTE

Figure 3. Derating Curve of Maximum Power Dissipation

## **Outline Dimension**





Symbol		Dimensions I	n Millimeters	Dimensions In Inche		
Symp	001	Min	Мах	Min	Мах	
А		4.801	5.004	0.189	0.197	
В		3.810	4.000	0.150	0.157	
С		1.346	1.753	0.053	0.069	
D		0.330	0.510	0.013	0.020	
F		1.194	1.346	0.047	0.053	
Н		0.170	0.254	0.007	0.010	
I		0.000	0.152	0.000	0.006	
J		5.791	6.200	0.228	0.244	
М		0.406	1.270	0.016	0.050	
Option 1	Х	2.000	2.300	0.079	0.091	
Option 1	Y	2.000	2.300	0.079	0.091	
Option 2	Х	2.100	2.500	0.083	0.098	
Option 2	Y	3.000	3.500	0.118	0.138	

8-Lead SOP (Exposed Pad) Plastic Package





DETAIL A Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions	In Millimeters	Dimensions In Inche		
Symbol	Min	Max	Min	Max	
А	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.180	0.300	0.007	0.012	
D	2.950	3.050	0.116	0.120	
D2	2.300	2.650	0.091	0.104	
E	2.950	3.050	0.116	0.120	
E2	1.500	1.750	0.059	0.069	
е	0.5	00 0.020		)20	
L	0.350	0.450	0.014	0.018	

W-Type 10L DFN 3x3 Package

### **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.