# Single-Channel, 128-/64-/32-Position, Up/Down, $\pm 8\%$ Resistor Tolerance, Nonvolatile Digital Potentiometer

### **Data Sheet**

# AD5111/AD5113/AD5115

### FEATURES

Nominal resistor tolerance error: ±8% maximum Wiper current: ±6 mA Rheostat mode temperature coefficient: 35 ppm/°C Low power consumption: 2.5 μA max @ 2.7 V and 125°C Wide bandwidth: 4 MHz (5 kΩ option) Power-on EEPROM refresh time < 50 μs 50-year typical data retention at 125°C 1 million write cycles 2.3 V to 5.5 V supply operation Chip select enable multiple device operation Wide operating temperature: -40°C to +125°C Thin, 2 mm × 2 mm × 0.55 mm 8-lead LFCSP package

ANALOG

#### **APPLICATIONS**

Mechanical potentiometer replacement Portable electronics level adjustment Audio volume control Low resolution DAC LCD panel brightness and contrast control Programmable voltage to current conversion Programmable filters, delays, time constants Feedback resistor programmable power supply Sensor calibration

### FUNCTIONAL BLOCK DIAGRAM



#### Table 1. ±8% Resistance Tolerance Family

Model	Resistance (kΩ)	Position	Interface
AD5110	10, 80	128	I <sup>2</sup> C
AD5111	10, 80	128	Up/down
AD5112	5, 10, 80	64	I <sup>2</sup> C
AD5113	5, 10, 80	64	Up/down
AD5116	5, 10, 80	64	Push-button
AD5114	10, 80	32	I <sup>2</sup> C
AD5115	10, 80	32	Up/down

#### **GENERAL DESCRIPTION**

The AD5111/AD5113/AD5115 provide a nonvolatile solution for 128-/64-/32-position adjustment applications, offering guaranteed low resistor tolerance errors of  $\pm 8\%$  and up to  $\pm 6$  mA current density in the A, B, and W pins. The low resistor tolerance, low nominal temperature coefficient, and high bandwidth simplify open-loop applications, as well as tolerance matching applications. The new low wiper resistance feature minimizes the wiper resistance in the extremes of the resistor array to only 45  $\Omega$ , typical.

A simple 3-wire up/down interface allows manual switching or high speed digital control with clock rates up to 50 MHz.

The AD5111/AD5113/AD5115 are available in a 2 mm  $\times$  2 mm LFCSP package. The parts are guaranteed to operate over the extended industrial temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C.

Rev. B

#### **Document Feedback**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2011–2012 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

# **TABLE OF CONTENTS**

### **REVISION HISTORY**

#### 11/12-Rev. A to Rev. B

Changed Low Power Consumption from 2.5 mA to 2.5 µA	1
Changed $I_{DD}$ Unit from mA to $\mu$ A, Table 2	. 3
Changed $I_{DD}$ Unit from mA to $\mu$ A, Table 3	5
Changed $I_{DD}$ Unit from mA to $\mu$ A, Table 4	. 7

#### 4/12-Rev. 0 to Rev. A

Changes to Features Section	1
Changes to Positive Supply Current, Table 2	3
Changes to Positive Supply Current, Table 3	5
Changes to Positive Supply Current, Table 4	7
Updated Outline Dimensions	22

#### 10/11—Revision 0: Initial Version

Test Circuits	. 17
Theory of Operation	. 18
RDAC Register and EEPROM	. 18
Basic Operation	. 18
Low Wiper Resistance Feature	. 18
Shutdown Mode	. 18
EEPROM Write Operation	. 18
RDAC Architecture	. 19
Programming the Variable Resistor	. 19
Programming the Potentiometer Divider	. 20
Terminal Voltage Operating Range	. 20
Power-Up Sequence	. 21
Layout and Power Supply Biasing	. 21
Outline Dimensions	. 22
Ordering Guide	. 22

## **SPECIFICATIONS**

### ELECTRICAL CHARACTERISTICS—AD5111

10 k\Omega and 80 k\Omega versions:  $V_{_{DD}}$  = 2.3 V to 5.5 V,  $V_{_{A}}$  =  $V_{_{DD}}$ ,  $V_{_{B}}$  = 0 V, -40°C <  $T_{_{A}}$  < +125°C, unless otherwise noted.

Parameter	Symbol	Test Conditions/Comments	Min	Typ <sup>1</sup>	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE						
Resolution	N		7			Bits
Resistor Integral Nonlinearity <sup>2</sup>	R-INL	$R_{AB} = 10 \text{ k}\Omega$ , $V_{DD} = 2.3 \text{ V}$ to 2.7 V	-2.5	±0.5	+2.5	LSB
		$R_{AB} = 10 \text{ k}\Omega, V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$	-1	±0.25	+1	LSB
		$R_{AB} = 80 \text{ k}\Omega$	-0.5	±0.1	+0.5	LSB
Resistor Differential Nonlinearity <sup>2</sup>	R-DNL		-1	±0.25	+1	LSB
Nominal Resistor Tolerance	$\Delta R_{AB}/R_{AB}$		-8		+8	%
Resistance Temperature Coefficient <sup>3</sup>	$(\Delta R_{AB}/R_{AB})/\Delta T \times 10^6$			35		ppm/°C
Wiper Resistance	R <sub>w</sub>	Code = zero scale		70	140	Ω
	R <sub>BS</sub>	Code = bottom scale		45	80	Ω
	R <sub>TS</sub>	Code = top scale		70	140	Ω
DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE						
Integral Nonlinearity <sup>4</sup>	INL		-0.5	±0.15	+0.5	LSB
Differential Nonlinearity <sup>4</sup>	DNL		-0.5	±0.15	+0.5	LSB
Full-Scale Error	V <sub>WFSE</sub>	$R_{AB} = 10 \ k\Omega$	-2.5			LSB
		$R_{AB} = 80 \text{ k}\Omega$	-1.5			LSB
Zero-Scale Error	V <sub>wzse</sub>	$R_{AB} = 10 \text{ k}\Omega$			1.5	LSB
		$R_{AB} = 80 \text{ k}\Omega$			0.5	LSB
Voltage Divider Temperature Coefficient <sup>3</sup>	$(\Delta V_w/V_w)/\Delta T \times 10^6$	Code = half scale		±10		ppm/°C
RESISTOR TERMINALS						
Maximum Continuous I <sub>A</sub> , I <sub>B</sub> , and I <sub>W</sub> Current <sup>3</sup>		$R_{AB} = 10 \text{ k}\Omega$	-6		+6	mA
		$R_{AB} = 80 \text{ k}\Omega$	-1.5		+1.5	mA
Terminal Voltage Range⁵		AD	GND		$V_{DD}$	V
Capacitance A, Capacitance B <sup>3, 6</sup>	C <sub>A</sub> , C <sub>B</sub>	f = 1 MHz, measured to GND, code = half scale		20		pF
Capacitance W <sup>3, 6</sup>	C <sub>w</sub>	f = 1 MHz, measured to GND, code = half scale		35		pF
Common-Mode Leakage Current <sup>3</sup>		$V_A = V_W = V_B$	-500	±15	+500	nA
DIGITAL INPUTS						
Input Logic <sup>3</sup>						
High	V <sub>INH</sub>		2			V
Low	V <sub>INL</sub>				0.8	V
Input Current <sup>3</sup>	I <sub>N</sub>				±1	μA
Input Capacitance <sup>3</sup>	C <sub>IN</sub>			5		pF
POWER SUPPLIES						
Single-Supply Power Range			2.3		5.5	v
Positive Supply Current	I <sub>DD</sub>	$V_{IH} = V_{DD}$ or $V_{II} = GND$ , $V_{DD} = 5 V$		0.75	3.5	μA
	00	$V_{IH} = V_{DD} \text{ or } V_{II} = \text{GND}, V_{DD} = 2.7 \text{ V}$		-	2.5	μΑ
		$V_{IH} = V_{DD} \text{ or } V_{IL} = \text{GND}, V_{DD} = 2.3 \text{ V}$			2.4	μΑ
EEMEM Store Current <sup>3, 7</sup>	I <sub>DD_NVM_STORE</sub>			2		mA
EEMEM Read Current <sup>3, 8</sup>				320		μA
Power Dissipation <sup>9</sup>	P <sub>DISS</sub>	$V_{IH} = V_{DD} \text{ or } V_{II} = GND$		5		μW
Power Supply Rejection <sup>3</sup>	PSR	$\Delta V_{DD} / \Delta V_{SS} = 5 \text{ V} \pm 10\%$		5		P**
i ower supply nejection		$R_{AB} = 10 \text{ k}\Omega$		-50		dB
		$R_{AB} = 10 \text{ k}\Omega$ $R_{AB} = 80 \text{ k}\Omega$	1	-50 -64		dB

Parameter	meter Symbol Test Conditions/Comments			
DYNAMIC CHARACTERISTICS <sup>3, 10</sup>				
Bandwidth	BW	Code = half scale, -3 dB		
		$R_{AB} = 10 \ k\Omega$	2	MHz
		$R_{AB} = 80 \text{ k}\Omega$	200	kHz
Total Harmonic Distortion	THD	$V_A = V_{DD}/2 + 1 V \text{ rms}, V_B = V_{DD}/2, f$ = 1 kHz, code = half scale		
		$R_{AB} = 10 \ k\Omega$	-80	dB
		$R_{AB} = 80 \text{ k}\Omega$	-85	dB
V <sub>w</sub> Settling Time	t <sub>s</sub>	$V_A = 5 V, V_B = 0 V, \pm 0.5 LSB$ error band		
		$R_{AB} = 10 \ k\Omega$	3	μs
		$R_{AB} = 80 \text{ k}\Omega$	12	μs
Resistor Noise Density	e <sub>N_WB</sub>	Code = half scale, $T_A = 25^{\circ}C$ , f = 100 kHz		
		$R_{AB} = 10 \ k\Omega$	9	nV/√Hz
		$R_{AB} = 80 \text{ k}\Omega$	20	nV/√Hz
FLASH/EE MEMORY RELIABILITY <sup>3</sup>				
Endurance <sup>11</sup>		$T_A = 25^{\circ}C$	1	MCycles
			100	kCycles
Data Retention <sup>12</sup>			50	Years

<sup>1</sup> Typical values represent average readings at 25°C, V<sub>DD</sub> = 5 V, V<sub>SS</sub> = 0 V, and V<sub>LOGIC</sub> = 5 V. <sup>2</sup> R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to  $0.8 \times V_{DD}/R_{AB}$ .

<sup>3</sup> Guaranteed by design and characterization; not subject to production test.

<sup>4</sup> INL and DNL are measured at  $V_{WB}$  with the RDAC configured as a potentiometer divider similar to a voltage output DAC.  $V_A = V_{DD}$  and  $V_B = 0$  V. DNL specification limits of  $\pm 1$  LSB maximum are guaranteed monotonic operating conditions.

<sup>5</sup> Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on current direction with respect to each other.

 $^{6}$  C<sub>A</sub> is measured with V<sub>W</sub> = V<sub>A</sub> = 2.5 V, C<sub>B</sub> is measured with V<sub>W</sub> = V<sub>B</sub> = 2.5 V, and C<sub>W</sub> is measured with V<sub>A</sub> = V<sub>B</sub> = 2.5 V.

<sup>7</sup> Different from operating current; supply current for NVM program lasts approximately 30 ms.

<sup>8</sup> Different from operating current; supply current for NVM read lasts approximately 20 µs.

<sup>9</sup> P<sub>Diss</sub> is calculated from ( $l_{pD} \times V_{pD}$ ). <sup>10</sup> All dynamic characteristics use V<sub>DD</sub> = 5.5 V and V<sub>LOGIC</sub> = 5 V. <sup>11</sup> Endurance is qualified at 100,000 cycles per JEDEC Standard 22, Method A117 and measured at 150°C.

<sup>12</sup> Retention lifetime equivalent at junction temperature (T<sub>1</sub>) is 125°C per JEDEC Standard 22, Method A117. Retention lifetime based on an activation energy of 1 eV derates with junction temperature in the Flash/EE memory.

### ELECTRICAL CHARACTERISTICS—AD5113

5 kΩ, 10 kΩ, and 80 kΩ versions:  $V_{DD}$  = 2.3 V to 5.5 V,  $V_A$  =  $V_{DD}$ ,  $V_B$  = 0 V, -40°C <  $T_A$  < +125°C, unless otherwise noted.

#### Table 3.

Parameter	Symbol	<b>Test Conditions/Comments</b>	Min	<b>Typ</b> <sup>1</sup>	Max	Unit	
DC CHARACTERISTICS—RHEOSTAT MODE							
Resolution	Ν		6			Bits	
Resistor Integral Nonlinearity <sup>2</sup>	R-INL	$R_{AB} = 5 \text{ k}\Omega$ , $V_{DD} = 2.3 \text{ V}$ to 2.7 V	-2.5	±0.5	+2.5	LSB	
		$R_{AB} = 5 \text{ k}\Omega$ , $V_{DD} = 2.7 \text{ V}$ to 5.5 V	-1	±0.25	+1	LSB	
		$R_{AB} = 10 \ k\Omega$	-1	±0.25	+1	LSB	
		$R_{AB} = 80 \text{ k}\Omega$	-0.25	±0.1	+0.25	LSB	
Resistor Differential Nonlinearity <sup>2</sup>	R-DNL		-1	±0.25	+1	LSB	
Nominal Resistor Tolerance	$\Delta R_{AB}/R_{AB}$		-8		+8	%	
Resistance Temperature Coefficient <sup>3</sup>	$(\Delta R_{AB}/R_{AB})/\Delta T \times 10^6$			35		ppm/°C	
Wiper Resistance	R <sub>w</sub>	Code = zero scale		70	140	Ω	
	R <sub>BS</sub>	Code = bottom scale		45	80	Ω	
	R <sub>TS</sub>	Code = top scale		70	140	Ω	
DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE							
Integral Nonlinearity <sup>4</sup>	INL		-0.5	±0.15	+0.5	LSB	
Differential Nonlinearity <sup>4</sup>	DNL		-0.5	±0.15	+0.5	LSB	
Full-Scale Error	V <sub>WFSE</sub>	$R_{AB} = 5 k\Omega$	-2.5			LSB	
		$R_{AB} = 10 \text{ k}\Omega$	-1.5			LSB	
		$R_{AB} = 80 \text{ k}\Omega$	-1			LSB	
Zero-Scale Error	V <sub>WZSE</sub>	$R_{AB} = 5 k\Omega$			1.5	LSB	
	11252	$R_{AB} = 10 \text{ k}\Omega$			1	LSB	
		$R_{AB} = 80 \text{ k}\Omega$			0.25	LSB	
Voltage Divider Temperature Coefficient <sup>3</sup>	$(\Delta V_w/V_w)/\Delta T \times 10^6$	Code = half scale		±10		ppm/°C	
RESISTOR TERMINALS							
Maximum Continuous $I_{A'}$ $I_{B'}$ and $I_{W}$		$R_{AB} = 5 k\Omega$ , 10 kΩ	-6		+6	mA	
Current <sup>3</sup>		$R_{AB} = 80 \text{ k}\Omega$	-1.5		+1.5	mA	
Terminal Voltage Range⁵			GND		$V_{DD}$	V	
Capacitance A, Capacitance B <sup>3, 6</sup>	C <sub>A</sub> , C <sub>B</sub>	f = 1 MHz, measured to GND, code = half scale		20	00	pF	
Capacitance W <sup>3,6</sup>	C <sub>w</sub>	f = 1 MHz, measured to GND, code = half scale		35		pF	
Common-Mode Leakage Current <sup>3</sup>		$V_A = V_W = V_B$	-500	±15	+500	nA	
DIGITAL INPUTS							
Input Logic <sup>3</sup>							
High	V <sub>INH</sub>		2			V	
Low	V <sub>INL</sub>				0.8	V	
Input Current <sup>3</sup>	IN				±1	μA	
Input Capacitance <sup>3</sup>	C <sub>IN</sub>			5		pF	
POWER SUPPLIES			1			1	
Single-Supply Power Range			2.3		5.5	v	
Positive Supply Current	I <sub>DD</sub>	$V_{H} = V_{DD}$ or $V_{H} = GND$ , $V_{DD} = 5 V$		0.75	3.5	μA	
		$V_{\rm H} = V_{\rm DD} \text{ or } V_{\rm H} = \text{GND}, V_{\rm DD} = 2.7 \text{ V}$			2.5	μΑ	
		$V_{\rm H} = V_{\rm DD} \text{ or } V_{\rm H} = \text{GND}, V_{\rm DD} = 2.3 \text{ V}$			2.4	μΑ	
EEMEM Store Current <sup>3, 7</sup>	IDD NVM STORE			2		mA	
EEMEM Read Current <sup>3, 8</sup>	IDD_NVM_READ			320		μA	
Power Dissipation <sup>9</sup>	P <sub>DISS</sub>	$V_{IH} = V_{DD}$ or $V_{IL} = GND$		5		μW	
Power Supply Rejection <sup>3</sup>	PSR	$\Delta V_{DD} / \Delta V_{ss} = 5 V \pm 10\%$		2		P.1	
rower supply nejection		$R_{AB} = 5 k\Omega$		-43		dB	
		$R_{AB} = 3 \text{ K}\Omega$ $R_{AB} = 10 \text{ k}\Omega$		-43 -50		dB	
				-50 -64		dВ	
		$R_{AB} = 80 \ k\Omega$		-04		UD	

Parameter	Symbol Test Conditions/Comments				Unit
DYNAMIC CHARACTERISTICS <sup>3, 10</sup>					
Bandwidth	BW	Code = half scale, -3 dB			
		$R_{AB} = 5 k\Omega$		4	MHz
		$R_{AB} = 10 \ k\Omega$		2	MHz
		$R_{AB} = 80 \ k\Omega$		200	kHz
Total Harmonic Distortion	THD	$V_A = V_{DD}/2 + 1 V \text{ rms}, V_B = V_{DD}/2,$ f = 1 kHz, code = half scale			
		$R_{AB} = 5 k\Omega$		-75	dB
		$R_{AB} = 10 \ k\Omega$		-80	dB
		$R_{AB} = 80 \text{ k}\Omega$		-85	dB
V <sub>w</sub> Settling Time	t <sub>s</sub>	$V_A = 5 V, V_B = 0 V,$ ±0.5 LSB error band			
		$R_{AB} = 5 k\Omega$		2.5	μs
		$R_{AB} = 10 \ k\Omega$		3	μs
		$R_{AB} = 80 \ k\Omega$		10	μs
Resistor Noise Density	e <sub>N_WB</sub>	Code = half scale, $T_A = 25^{\circ}C$ , f = 100 kHz			
		$R_{AB} = 5 k\Omega$		7	nV/√Hz
		$R_{AB} = 10 \ k\Omega$		9	nV/√Hz
		$R_{AB} = 80 \ k\Omega$		20	nV/√Hz
FLASH/EE MEMORY RELIABILITY <sup>3</sup>					
Endurance <sup>11</sup>		$T_A = 25^{\circ}C$		1	MCycles
			100		kCycles
Data Retention <sup>12</sup>				50	Years

 $^{1}$  Typical values represent average readings at 25°C, V\_DD = 5 V, V\_{SS} = 0 V, and V\_{LOGIC} = 5 V.

<sup>2</sup> R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to 0.8 × V<sub>DD</sub>/R<sub>AB</sub>.

<sup>3</sup> Guaranteed by design and characterization; not subject to production test.

<sup>4</sup> INL and DNL are measured at  $V_{WB}$  with the RDAC configured as a potentiometer divider similar to a voltage output DAC.  $V_A = V_{DD}$  and  $V_B = 0$  V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.

<sup>5</sup> Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on current direction with respect to each other.

 $^{6}$  C<sub>A</sub> is measured with V<sub>w</sub> = V<sub>A</sub> = 2.5 V, C<sub>B</sub> is measured with V<sub>w</sub> = V<sub>B</sub> = 2.5 V, and C<sub>w</sub> is measured with V<sub>A</sub> = V<sub>B</sub> = 2.5 V.

<sup>7</sup> Different from operating current; supply current for NVM program lasts approximately 30 ms.

<sup>8</sup> Different from operating current; supply current for NVM read lasts approximately 20 μs.

 $^{9}$  P<sub>DISS</sub> is calculated from ( $I_{DD} \times V_{DD}$ ).

<sup>10</sup> All dynamic characteristics use  $V_{DD} = 5.5$  V and  $V_{LOGIC} = 5$  V.

<sup>11</sup> Endurance is qualified at 100,000 cycles per JEDEC Standard 22, Method A117 and measured at 150°C.

<sup>12</sup> Retention lifetime equivalent at junction temperature (T<sub>2</sub>) is 125°C per JEDEC Standard 22, Method A117. Retention lifetime based on an activation energy of 1 eV derates with junction temperature in the Flash/EE memory.

### ELECTRICAL CHARACTERISTICS—AD5115

10 k\Omega and 80 k\Omega versions:  $V_{DD}$  = 2.3 V to 5.5 V,  $V_A$  =  $V_{DD}$ ,  $V_B$  = 0 V, -40°C <  $T_A$  < +125°C, unless otherwise noted.

Parameter	Symbol	Test Conditions/Comments	Min	Typ <sup>1</sup>	Мах	Unit
DC CHARACTERISTICS—RHEOSTAT MODE				.76		•
Resolution	N		5			Bits
Resistor Integral Nonlinearity <sup>2</sup>	R-INL		-0.5		+0.5	LSB
Resistor Differential Nonlinearity <sup>2</sup>	R-DNL		-0.25		+0.25	LSB
Nominal Resistor Tolerance	$\Delta R_{AB}/R_{AB}$		-8		+8	%
Resistance Temperature Coefficient <sup>3</sup>	$(\Delta R_{AB}/R_{AB})/\Delta T \times 10^6$		0	35	10	ppm/°
Wiper Resistance	Rw	Code = zero scale		70	140	Ω
wiper nesistance	R <sub>BS</sub>	Code = bottom scale		45	80	Ω
	R <sub>TS</sub>	Code = top scale		70	140	Ω
DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE				,,,	110	
Integral Nonlinearity <sup>4</sup>	INL		-0.25		+0.25	LSB
Differential Nonlinearity <sup>4</sup>	DNL		-0.25		+0.25	LSB
Full-Scale Error	V <sub>WESE</sub>	$R_{AB} = 10 \ k\Omega$	-1			LSB
		$R_{AB} = 80 k\Omega$	-0.5			LSB
Zero-Scale Error	V <sub>WZSE</sub>	$R_{AB} = 10 k\Omega$			1	LSB
		$R_{AB} = 80 k\Omega$			0.25	LSB
Voltage Divider Temperature Coefficient <sup>3</sup>	$(\Delta V_w/V_w)/\Delta T \times 10^6$	Code = half scale		±10		ppm/°
RESISTOR TERMINALS						
Maximum Continuous I <sub>A</sub> , I <sub>B</sub> , and I <sub>W</sub> Current <sup>3</sup>		$R_{AB} = 10 \ k\Omega$	-6		+6	mA
		$R_{AB} = 80 k\Omega$	-1.5		+1.5	mA
Terminal Voltage Range⁵			GND		V <sub>DD</sub>	v
Capacitance A, Capacitance B <sup>3,6</sup>	С <sub>А</sub> , С <sub>В</sub>	f = 1 MHz, measured to GND, code = half scale		20		pF
Capacitance W <sup>3, 6</sup>	Cw	f = 1 MHz, measured to GND, code = half scale		35		pF
Common-Mode Leakage Current <sup>3</sup>		$V_{\text{A}} = V_{\text{W}} = V_{\text{B}}$	-500	±15	+500	nA
DIGITAL INPUTS						
Input Logic <sup>3</sup>						
High	VINH		2			V
Low	VINL				0.8	V
Input Current <sup>3</sup>	IN				±1	μΑ
Input Capacitance <sup>3</sup>	CIN			5		pF
POWER SUPPLIES						
Single-Supply Power Range			2.3		5.5	v
Positive Supply Current	IDD	$V_{IH} = V_{DD} \text{ or } V_{IL} = GND, V_{DD} = 5 \text{ V}$		0.75	3.5	μΑ
		$V_{IH} = V_{DD} \text{ or } V_{IL} = GND, V_{DD} = 2.7 \text{ V}$			2.5	μΑ
		$V_{IH} = V_{DD} \text{ or } V_{IL} = GND, V_{DD} = 2.3 \text{ V}$			2.4	μA
EEMEM Store Current <sup>3, 7</sup>	IDD_NVM_STORE			2		mA
EEMEM Read Current <sup>3, 8</sup>	DD_NVM_READ			320		μA
Power Dissipation <sup>9</sup>	P <sub>DISS</sub>	$V_{IH} = V_{DD} \text{ or } V_{IL} = GND$		5		μW
Power Supply Rejection <sup>3</sup>	PSR	$\Delta V_{DD}/\Delta V_{SS} = 5 V \pm 10\%$				
		$R_{AB} = 10 \ k\Omega$		-50		dB
		$R_{AB} = 80 \text{ k}\Omega$		-64		dB

Parameter	Symbol	<b>Test Conditions/Comments</b>	Min	Typ <sup>1</sup> Max	Unit
DYNAMIC CHARACTERISTICS <sup>3, 10</sup>					
Bandwidth	BW	Code = half scale, -3 dB			
		$R_{AB}=10 \; k\Omega$		2	MHz
		$R_{AB} = 80 \ k\Omega$		200	kHz
Total Harmonic Distortion	THD	$V_A = V_{DD}/2 + 1 V rms$ , $V_B = V_{DD}/2$ , f = 1 kHz, code = half scale			
		$R_{AB} = 10 \ k\Omega$		-80	dB
		$R_{AB} = 80 \ k\Omega$		-85	dB
V <sub>w</sub> Settling Time	ts	$V_{\text{A}}$ = 5 V, $V_{\text{B}}$ = 0 V, ±0.5 LSB error band			
		$R_{AB} = 10 \ k\Omega$		2.7	μs
		$R_{AB} = 80 \ k\Omega$		9.5	μs
Resistor Noise Density	e <sub>N_WB</sub>	Code = half scale, $T_A = 25^{\circ}C$ , f = 100 kHz			
		$R_{AB}=10 \; k\Omega$		9	nV/√Hz
		$R_{AB} = 80 \ k\Omega$		20	V
FLASH/EE MEMORY RELIABILITY <sup>3</sup>					
Endurance <sup>11</sup>		$T_A = 25^{\circ}C$		1	MCycles
			100		kCycles
Data Retention <sup>12</sup>				50	Years

<sup>1</sup> Typical values represent average readings at 25°C,  $V_{DD} = 5 V$ ,  $V_{SS} = 0 V$ , and  $V_{LOGIC} = 5 V$ .

<sup>2</sup> R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to  $0.8 \times V_{DD}/R_{AB}$ .

<sup>3</sup> Guaranteed by design and characterization; not subject to production test.

<sup>4</sup> INL and DNL are measured at V<sub>WB</sub> with the RDAC configured as a potentiometer divider similar to a voltage output DAC. V<sub>A</sub> = V<sub>DD</sub> and V<sub>B</sub> = 0 V. DNL specification limits of  $\pm 1$  LSB maximum are guaranteed monotonic operating conditions.

<sup>5</sup> Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on current direction with respect to each other.

 $^{6}$  C<sub>A</sub> is measured with V<sub>W</sub> = V<sub>A</sub> = 2.5 V, C<sub>B</sub> is measured with V<sub>W</sub> = V<sub>B</sub> = 2.5 V, and C<sub>W</sub> is measured with V<sub>A</sub> = V<sub>B</sub> = 2.5 V.

<sup>7</sup> Different from operating current; supply current for NVM program lasts approximately 30 ms.

<sup>8</sup> Different from operating current; supply current for NVM read lasts approximately 20 µs.

<sup>9</sup> P<sub>DISS</sub> is calculated from  $(I_{DD} \times V_{DD})$ .

<sup>10</sup> All dynamic characteristics use  $V_{DD} = 5.5$  V and  $V_{LOGIC} = 5$  V. <sup>11</sup> Endurance is qualified at 100,000 cycles per JEDEC Standard 22, Method A117 and measured at 150°C.

<sup>12</sup> Retention lifetime equivalent at junction temperature (T<sub>J</sub>) is 125°C per JEDEC Standard 22, Method A117. Retention lifetime based on an activation energy of 1 eV derates with junction temperature in the Flash/EE memory.

### INTERFACE TIMING SPECIFICATIONS

 $V_{\rm DD}$  = 2.3 V to 5.5 V; all specifications  $T_{\rm MIN}$  to  $T_{\rm MAX}$  unless otherwise noted.

Table 5.						
Parameter	Test Conditions/Comments	Min	Тур	Max	Unit	Description
f <sub>clk</sub>	$V_{DD} \ge 2.7 V$			50	MHz	Clock frequency
	$V_{DD}$ < 2.7 V			25	MHz	
t <sub>1</sub>		25			ns	CS setup time
t <sub>2</sub>	$V_{DD} \ge 2.7 V$	10			ns	CLK low time
	$V_{DD}$ < 2.7 V	20			ns	
t <sub>3</sub>	$V_{DD} \ge 2.7 V$	10			ns	CLK high time
	$V_{DD}$ < 2.7 V	20			ns	
t <sub>4</sub>		15			ns	U/D setup time
t <sub>5</sub>		6			ns	U/D hold time
t <sub>6</sub>	$V_{DD} \ge 2.7 V$	20			ns	CS rise to CLK hold time
	$V_{DD}$ < 2.7 V	40			ns	
t <sub>7</sub>		15			ns	CS rising edge to next CLK ignored
t <sub>8</sub>	$V_{DD} \ge 2.7 V$	12			ns	U/D minimum pulse time
	$V_{DD}$ < 2.7 V	24			ns	
t <sub>9</sub>		12			ns	$U/\overline{D}$ rise to $\overline{CLK}$ falling edge
t <sub>10</sub>		1			μs	Minimum CS time
t <sub>EEPROM_PROGRAM</sub> <sup>1</sup>			15	50	ms	Memory program time
t <sub>POWER_UP</sub> <sup>2</sup>				50	μs	Power-on EEPROM restore time

<sup>1</sup> EEPROM program time depends on the temperature and EEPROM write cycles. Higher timing is expected at a lower temperature and higher write cycles. <sup>2</sup> Maximum time after  $V_{DD}$  is equal to 2.3 V.

#### **TIMING DIAGRAMS**



Figure 2. Increment/Decrement Mode Timing





Figure 4. Shutdown Mode Timing

# **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}$ C, unless otherwise noted.

#### Table 6.

Parameter	Rating		
V <sub>DD</sub> to GND	–0.3 V to +7.0 V		
V <sub>LOGIC</sub> to GND	–0.3 V to +7.0 V		
$V_A$ , $V_W$ , $V_B$ to GND	$GND-0.3$ V to $V_{\mbox{\tiny DD}}+0.3$ V		
I <sub>A</sub> , I <sub>W</sub> , I <sub>B</sub>			
Pulsed <sup>1</sup>			
Frequency > 10 kHz			
$R_{AW} = 5 \text{ k}\Omega \text{ and } 10 \text{ k}\Omega$	±6 mA/d <sup>2</sup>		
$R_{AW} = 80 \ k\Omega$	±1.5 mA/d <sup>2</sup>		
Frequency ≤ 10 kHz			
$R_{AW} = 5 \text{ k}\Omega \text{ and } 10 \text{ k}\Omega$	±6 mA/√d <sup>2</sup>		
$R_{AW} = 80 \ k\Omega$	±1.5 mA/√d²		
Continuous			
$R_{AW} = 5 \text{ k}\Omega \text{ and } 10 \text{ k}\Omega$	±6 mA		
$R_{AW} = 80 \ k\Omega$	±1.5 mA		
Digital Inputs U/ $\overline{D}$ , $\overline{CLK}$ , and $\overline{CS}$	-0.3 V to $+7$ V or V <sub>DD</sub> + 0.3 V (whichever is less)		
Operating Temperature Range <sup>3</sup>	-40°C to +125°C		
Maximum Junction Temperature (T, Max)	150°C		
Storage Temperature Range	–65°C to +150°C		
Reflow Soldering			
Peak Temperature	260°C		
Time at Peak Temperature	20 sec to 40 sec		
Package Power Dissipation	$(T_{J} max - T_{A})/\theta_{JA}$		

<sup>1</sup> Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

<sup>2</sup> Pulse duty factor.

<sup>3</sup> Includes programming of EEPROM memory.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute

device reliability.
THERMAL RESISTANCE

 $\theta_{JA}$  is defined by JEDEC specification JESD-51, and the value is dependent on the test board and test environment.

maximum rating conditions for extended periods may affect

#### Table 7. Thermal Resistance

Package Type	θ <sub>JA</sub>	θ <sub>JC</sub>	Unit
8-Lead LFCSP	90 <sup>1</sup>	25	°C/W

<sup>1</sup> JEDEC 2S2P test board, still air (0 m/sec air flow).

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**

```
V<sub>DD</sub> 1
A D5111/
A 2
AD5113/
AD5115
AD5115
AD5115
AD5115
AD5115
AD5115
AD5115
AD5115
5 GND
NOTES
1. THE EXPOSED PAD IS INTERNALLY
FLOATING.
Figure 5. Pin Configuration
```

Pin No.	Mnemonic	Description
1	V <sub>DD</sub>	Positive Power Supply. Decouple this pin with 0.1 $\mu$ F ceramic capacitors and 10 $\mu$ F capacitors.
2	А	Terminal A of RDAC. GND $\leq V_A \leq V_{DD}$ .
3	W	Wiper Terminal of RDAC. GND $\leq V_{W} \leq V_{DD}$ .
4	В	Terminal B of RDAC. GND $\leq V_{B} \leq V_{DD}$ .
5	GND	Ground Pin, Logic Ground Reference.
6	CLK	Clock Input. Each clock pulse executes the step-up or step-down of the resistance. The direction is determined by the state of the U/D pin. CLK is a negative edge trigger. Data can be transferred at rates up to 50 MHz.
7	U/D	Up/Down Selection Counter Control.
8	<u>CS</u>	Chip Select. Active Low.
	EPAD	Exposed Pad. The exposed pad is internally floating.

# **TYPICAL PERFORMANCE CHARACTERISTICS**



Figure 6. R-INL vs. Code (AD5111)









Figure 9. R-DNL vs. Code (AD5111)





### **Data Sheet**









# AD5111/AD5113/AD5115



Figure 15. DNL vs. Code (AD5111)





**Data Sheet** 







Figure 19. Potentiometer Mode Tempco ( $(\Delta V_w/V_w)/\Delta T \times 10^6$ ) vs. Code



Figure 20. 5 k $\Omega$  Gain vs. Frequency vs. Code







Figure 22. Rheostat Mode Tempco (( $\Delta R_{WB}/R_{WB}$ )/ $\Delta T \times 10^{6}$ ) vs. Code



Figure 23. 10 k $\Omega$  Gain vs. Frequency vs. Code



Figure 24.80 k $\Omega$  Gain vs. Frequency vs. Code



Figure 25. Normalized Phase Flatness vs. Frequency



Figure 26. Total Harmonic Distortion + Noise (THD + N) vs. Frequency



Figure 27. Maximum Bandwidth vs. Code vs. Net Capacitance



Figure 28. Incremental Wiper On Resistance vs. V<sub>DD</sub>



Figure 29. Total Harmonic Distortion + Noise (THD + N) vs. Amplitude



Figure 30. Maximum Transition Glitch





Figure 32. Power Supply Rejection Ratio (PSRR) vs. Frequency











Figure 35. Theoretical Maximum Current vs. Code

### **TEST CIRCUITS**

Figure 36 to Figure 41 define the test conditions used in the Specifications section.



Figure 36. Resistor Position Nonlinearity Error (Rheostat Operation: R-INL, R-DNL)



Figure 37. Potentiometer Divider Nonlinearity Error (INL, DNL)





Figure 39. Power Supply Sensitivity (PSS, PSRR)



Figure 40. Gain and Phase vs. Frequency



Figure 41. Common-Mode Leakage Current

# THEORY OF OPERATION

The AD5111/AD5113/AD5115 digital programmable resistors are designed to operate as true variable resistors for analog signals within the terminal voltage range of GND <  $V_{\text{TERM}}$  <  $V_{\text{DD}}$ . The resistor wiper position is determined by the RDAC register contents. The RDAC register acts as a scratchpad register that allows unlimited changes of resistance settings.

The RDAC register can be programmed with any position setting using the up/down interface. Once a desirable wiper position is found, this value can be stored in the EEPROM. Thereafter, the wiper position is always restored to that position for subsequent power-up. The storing of EEPROM data takes approximately 30 ms; during this time, the device is locked and does not accept any new operation, thus preventing any changes from taking place.

The AD5111/AD5113/AD5115 are designed to allow high speed digital control with clock rates up to 50 MHz.

### **RDAC REGISTER AND EEPROM**

The RDAC register directly controls the position of the digital potentiometer wiper. For example, when the RDAC register is 0x40 (AD5111), the wiper is connected to midscale of the variable resistor. The RDAC register is a standard logic register; there is no restriction on the number of changes allowed.

Once a desirable wiper position is found, this value can be saved into the EEPROM. Thereafter, the wiper position is always set at that position for any future on-off-on power supply sequence or recall operation.

### **BASIC OPERATION**

When  $\overline{\text{CS}}$  is pulled low, changing the resistance settings is achieved by clocking the  $\overline{\text{CLK}}$  pin. It is negative edge triggered, and the direction of stepping into the RDAC register is determined by the state of the U/ $\overline{\text{D}}$  input. When a specific state of the U/ $\overline{\text{D}}$  remains, the device continues to change in the same direction under consecutive clocks until it comes to the end of the resistance setting. When the wiper reaches the maximum or minimum setting, additional  $\overline{\text{CLK}}$  pulses do not change the wiper setting. Figure 2 shows a typical increment/decrement operation.

The U/ $\overline{D}$  pin value can be changed only when the  $\overline{\text{CLK}}$  pin is low.

### LOW WIPER RESISTANCE FEATURE

The AD5111/AD5113/AD5115 include a new feature to reduce the resistance between terminals. These extra steps are called bottom scale and top scale. At bottom scale, the typical wiper resistance decreases from 70  $\Omega$  to 45  $\Omega$ . At top scale, the resistance between Terminal A and Terminal W is decreased by 1 LSB and the total resistance is reduced to 70  $\Omega$ . The new extra steps are loaded automatically in the RDAC register after zeroscale or full-scale position has been reached.

The extra steps are not equal to 1 LSB and are not included in the INL, DNL, R-INL, and R-DNL specifications.

#### SHUTDOWN MODE

This feature places Terminal A in open circuit, disconnected from the internal resistor, and connects Terminal W and Terminal B. A finite wiper resistance of 45  $\Omega$  is present between these two terminals. The command is sent by a low-to-high transition on the U/D pin, when  $\overline{\text{CLK}}$  is high and  $\overline{\text{CS}}$  is enabled. The command is executed on the  $\overline{\text{CLK}}$  negative edge, as shown in Figure 4.

The AD5111/AD5113/AD5115 return the wiper to prior shutdown position if any other operation is performed.

### **EEPROM WRITE OPERATION**

The AD5111/AD5113/AD5115 contain an EEPROM that allows the wiper position storage. Once a desirable wiper position is found, this value can be saved into the EEPROM. Thereafter, the wiper position is always set at that position for any future power-up sequence or a memory recall operation.

During the storage cycle, the device is locked and does not accept any new operation, thus preventing any changes from taking place.

The write cycle is started by applying a pulse in the  $U/\overline{D}$  pin when  $\overline{CS}$  is enabled and  $\overline{CLK}$  remains high, as shown in Figure 3. The write cycle takes approximately 20 ms.

### **RDAC ARCHITECTURE**

To achieve optimum performance, Analog Devices, Inc., has patented the RDAC segmentation architecture for all the digital potentiometers. In particular, the AD5111/AD5113/AD5115 employ a two-stage segmentation approach as shown in Figure 42. The AD5111/AD5113/AD5115 wiper switch is designed with the transmission gate CMOS topology and with the gate voltage derived from  $V_{\rm DD}$ .



Figure 42. AD5111/AD5113/AD5115 Simplified RDAC Circuit

#### Low Wiper Resistance Feature

In addition, the AD5111/AD5113/AD5115 include a new feature to reduce the resistance between terminals. These extra steps are called bottom scale and top scale. At bottom scale, the typical wiper resistance decreases from 70  $\Omega$  to 45  $\Omega$ . At top scale, the resistance between Terminal A and Terminal W is decreased by 1 LSB and the total resistance is reduced to 70  $\Omega$ . The extra steps are not equal to 1 LSB and are not included in the INL, DNL, R-INL, and R-DNL specifications.

### **PROGRAMMING THE VARIABLE RESISTOR**

#### Rheostat Operation—±8% Resistor Tolerance

The AD5111/AD5113/AD5115 operate in rheostat mode when only two terminals are used as a variable resistor. The unused terminal can be floating or tied to the W terminal as shown in Figure 43.



The nominal resistance between Terminal A and Terminal B, R<sub>AB</sub>, is available in 5 k $\Omega$ , 10 k $\Omega$ , and 80 k $\Omega$  and has 128/64/32 tap points accessed by the wiper terminal. The 5-/6-/7-bit data in the RDAC latch is decoded to select one of the 128/64/32 possible wiper settings. The general equations for determining the digitally programmed output resistance between the W terminal and B terminal are

#### AD5111:

$$R_{WB} = R_{BS}$$
 Bottom scale (1)

$$R_{WB}(D) = \frac{D}{128} \times R_{AB} + R_{W}$$
 From 0 to 128 (2)

AD5113:

$$R_{WB} = R_{BS}$$
 Bottom scale (3)

$$R_{WB}(D) = \frac{D}{64} \times R_{AB} + R_{W}$$
 From 0 to 64 (4)

AD5115:

$$R_{WB} = R_{BS}$$
 Bottom scale (5)

$$R_{WB}(D) = \frac{D}{32} \times R_{AB} + R_W$$
 From 0 to 32 (6)

where:

*D* is the decimal equivalent of the binary code in the 5-/6-/7-bit RDAC register; 128, 64, and 32 refer to the top scale step.

 $R_{AB}$  is the end-to-end resistance.

 $R_W$  is the wiper resistance.

 $R_{BS}$  is the wiper resistance at bottom scale.

Similar to the mechanical potentiometer, the resistance of the RDAC between the W terminal and the A terminal also produces a digitally controlled complementary resistance,  $R_{WA}$ .  $R_{WA}$  starts at the maximum resistance value and decreases as the data loaded into the latch increases. The general equations for this operation are

$$R_{AW} = R_{AB} + R_W$$
 Bottom scale (7)

$$R_{AW}(D) = \frac{128 - D}{128} \times R_{AB} + R_{W}$$
 From 0 to 127 (8)

$$R_{AW} = R_{TS}$$
 Top scale (9)

AD5113:

 $R_{AW} = R_{AB} + R_W$  Bottom scale (10)

$$R_{AW}(D) = \frac{64 - D}{64} \times R_{AB} + R_{W}$$
 From 0 to 63 (11)

$$R_{AW} = R_{TS} Top scale (12)$$

AD5115:

$$R_{AW} = R_{AB} + R_W$$
 Bottom scale (13)  
$$R_{AW}(D) = \frac{32 - D}{32} \times R_{AB} + R_W$$
 From 0 to 31 (14)

$$R_{AW} = R_{TS}$$
 Top scale (15)

where:

*D* is the decimal equivalent of the binary code in the 5-/6-/7-bit RDAC register; 128, 64, and 32 refer to top scale step.

 $R_{AB}$  is the end-to-end resistance.

 $R_W$  is the wiper resistance.

 $R_{TS}$  is the wiper resistance at top scale.

Regardless of which setting the part is operating in, take care to limit the current between A to B, W to A, and W to B, to the maximum continuous current of  $\pm 6$  mA (5 k $\Omega$  and 10 k $\Omega$ ) or  $\pm 1.5$  mA (80 k $\Omega$ ), or pulse current specified in Table 6. Otherwise, degradation or possible destruction of the internal switch contact can occur.

#### **PROGRAMMING THE POTENTIOMETER DIVIDER**

#### Voltage Output Operation

The digital potentiometer easily generates a voltage divider at W-to-B and W-to-A that is proportional to the input voltage at A-to-B, as shown in Figure 44. Unlike the polarity of  $V_{DD}$  to GND, which must be positive, current across A-to-B, W-to-A, and W-to-B can be in either direction.



Figure 44. Potentiometer Mode Configuration

If ignoring the effect of the wiper resistance for simplicity, connecting Terminal A to 5 V and Terminal B to ground produces an output voltage at W to B ranging from 0 V to 5 V. The general equation defining the output voltage at  $V_w$  with respect to ground for any valid input voltage applied to Terminal A and Terminal B, is

$$V_W(D) = \frac{R_{WB}(D)}{R_{AB}} \times V_A + \frac{R_{AW}(D)}{R_{AB}} \times V_B$$
(16)

where:

 $R_{WB}(D)$  can be obtained from Equation 1 to Equation 6.  $R_{AW}(D)$  can be obtained from Equation 7 to Equation 14.

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors,  $R_{WA}$  and  $R_{WB}$ , and not the absolute values. Therefore, the temperature drift reduces to 5 ppm/°C.

#### **TERMINAL VOLTAGE OPERATING RANGE**

The AD5111/AD5113/AD5115 are designed with internal ESD diodes for protection. These diodes also set the voltage boundary of the terminal operating voltages. Positive signals present on the A, B, or W terminals that exceed  $V_{DD}$  are clamped by the forward-biased diode. There is no polarity constraint between  $V_A$ ,  $V_W$ , and  $V_B$ , but they cannot be higher than  $V_{DD}$  or lower than GND.

#### **POWER-UP SEQUENCE**

Because of the ESD protection diodes that limit the voltage compliance at the A, B, and W terminals (see Figure 45), it is important to power on  $V_{DD}$  before applying any voltage to the A, B, and W terminals. Otherwise, the diodes are forward-biased such that  $V_{DD}$  is powered on unintentionally and can affect other parts of the circuit. Similarly,  $V_{DD}$  should be powered down last. The ideal power-on sequence is in the following order: GND,  $V_{DD}$ , and  $V_A/V_B/V_W$ . The order of powering  $V_A$ ,  $V_B$ ,  $V_W$  and the digital inputs is not important as long as they are powered on after  $V_{DD}$ .



Figure 45. Maximum Terminal Voltages Set by V<sub>DD</sub> and GND

### LAYOUT AND POWER SUPPLY BIASING

It is always a good practice to use compact, minimum lead length layout design. The leads to the input should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance. It is also good practice to bypass the power supplies with quality capacitors. Apply low equivalent series resistance (ESR) 1  $\mu$ F to 10  $\mu$ F tantalum or electrolytic capacitors at the supplies to minimize any transient disturbance and to filter low frequency ripple. Figure 46 illustrates the basic supply bypassing configuration for the AD5111/AD5113/AD5115.



Figure 46. Power Supply Bypassing

07-11-2011-B

## **OUTLINE DIMENSIONS**



Figure 47. 8-Lead Frame Chip Scale Package [LFCSP\_UD] 2 mm × 2 mm Body, Very Thin, Dual Lead (CP-8-10) Dimensions shown in millimeters

#### **ORDERING GUIDE**

			Temperature	Package	Package	Branding
Model <sup>1, 2</sup>	R <sub>AB</sub> (kΩ)	Resolution	Range	Description	Option	Code
AD5111BCPZ10-RL7	10	128	-40°C to +125°C	8-Lead LFCSP_UD	CP-8-10	7S
AD5111BCPZ10-500R7	10	128	-40°C to +125°C	8-Lead LFCSP_UD	CP-8-10	7S
AD5111BCPZ80-RL7	80	128	-40°C to +125°C	8-Lead LFCSP_UD	CP-8-10	7T
AD5111BCPZ80-500R7	80	128	-40°C to +125°C	8-Lead LFCSP_UD	CP-8-10	7T
AD5113BCPZ5-RL7	5	64	-40°C to +125°C	8-Lead LFCSP_UD	CP-8-10	85
AD5113BCPZ5-500R7	5	64	-40°C to +125°C	8-Lead LFCSP_UD	CP-8-10	85
AD5113BCPZ10-RL7	10	64	-40°C to +125°C	8-Lead LFCSP_UD	CP-8-10	84
AD5113BCPZ10-500R7	10	64	-40°C to +125°C	8-Lead LFCSP_UD	CP-8-10	84
AD5113BCPZ80-RL7	80	64	-40°C to +125°C	8-Lead LFCSP_UD	CP-8-10	86
AD5113BCPZ80-500R7	80	64	-40°C to +125°C	8-Lead LFCSP_UD	CP-8-10	86
AD5115BCPZ10-RL7	10	32	-40°C to +125°C	8-Lead LFCSP_UD	CP-8-10	7Y
AD5115BCPZ10-500R7	10	32	-40°C to +125°C	8-Lead LFCSP_UD	CP-8-10	7Y
AD5115BCPZ80-RL7	80	32	-40°C to +125°C	8-Lead LFCSP_UD	CP-8-10	7Z
AD5115BCPZ80-500R7	80	32	-40°C to +125°C	8-Lead LFCSP_UD	CP-8-10	7Z
EVAL-AD5111SDZ				<b>Evaluation Board</b>		

 $^{1}$  Z = RoHS Compliant Part.

 $^2$  The EVAL-AD5111SDZ has an  $R_{AB}$  of 10 k $\Omega.$ 

# NOTES

# NOTES

©2011–2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09654-0-11/12(B)

Rev. B | Page 24 of 24

ANALOG DEVICES

www.analog.com