

Features

- **800mA Output Current**
- **2.5V to 5.5V Input Voltage Range**
- **1.3MHz Constant Frequency Operation**
- **Low Dropout Operation at 100% Duty Cycle**
- **Synchronous Topology:**
No Schottky Diode Required
- **0.6V Low Reference Voltage**
- **Shutdown Mode Supply Current Under 1mA**
- **Current Mode Operation for Excellent Line and Load Transient Response**
- **Over-Temperature Protection**
- **Over Current Protection**
- **TSOT-23-5 Package**
- **Lead Free and Green Devices Available (RoHS Compliant)**


Applications

- **Cellular Telephones**
- **Personal Information Appliances**
- **Wireless and DSL Modems**
- **MP3 Players**
- **Digital Still Cameras**
- **Portable Instruments**

General Description

The APW7102 is a high efficiency monolithic synchronous buck regulator. APW7102 operates with a constant 1.3MHz switching frequency and uses the inductor current as a controlled quantity in the current mode architecture. The 2.5V to 5.5V input voltage range makes the APW7102 ideally suited for single Li-Ion battery powered applications. 100% duty cycle provides low dropout operation, extending battery life in portable electrical devices. The internally fixed 1.3MHz operating frequency allows the use of small surface mount inductors and capacitors. The integrated synchronous switches increase the efficiency and eliminate the need for an external Schottky diode. Low output voltages are easily supported with the 0.6V feedback reference voltage. The APW7102 is available in a low profile TSOT package for saving the printed circuit board area.

Pin Configuration



Ordering and Marking Information

<p>APW7102 □□□-□□□</p> <div style="margin-left: 40px;"> <p>└─ Assembly Material</p> <p>└─ Handling Code</p> <p>└─ Temperature Range</p> <p>└─ Package Code</p> </div>	<p>Package Code BT : TSOT-23-5 Operating Ambient Temperature Range I : -40 to 85 °C Handling Code TR : Tape & Reel Assembly Material G : Halogen and Lead Free Device</p>
APW7102 BT: W02X	X - Date Code

Note : ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020C for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Absolute Maximum Ratings (Note1)

Symbol	Parameter	Rating	Unit
V_{IN}	Input Supply Voltage (V_{IN} to GND)	-0.3V to 6V	V
V_{RUN}	RUN Pin Voltage	-0.3V to ($V_{IN}+0.3V$)	V
V_{FB}	Feedback Voltage	-0.3V to ($V_{IN}+0.3V$)	V
V_{SW}	Switching Voltage	-0.3V to ($V_{IN}+0.3V$)	V
I_{SW_PEAK}	Peak SW Current	1.8	A
T_J	Junction Temperature, $T_A < 50^\circ$	150	°C
T_{STG}	Storage Temperature	-65 ~ 150	°C
T_{SDR}	Maximum Lead Soldering Temperature, 10 Seconds	260	°C

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
θ_{JA}	Junction to Ambient Thermal Resistance in Free Air ^(Note 2) TSOT-23-5	250	°C/W
θ_{JC}	Junction to Case Thermal Resistance TSOT-23-5	120	°C/W

Note 2: θ_{JA} is measured on with the device mounted the PCB with top-layer pad of approximate 1" square of 1 oz copper.

Recommended Operation Conditions (Note 3)

Symbol	Parameter	Range	Unit
V_{IN}	Input Bias Supply Voltage (V_{IN} to GND)	2.5 ~ 5.5	V
V_{OUT}	Converter Output Voltage	0.6 ~ V_{IN}	V
I_{OUT}	Converter Output Current	0 ~ 0.8	A
L1	Converter Output Inductor	1.0 ~ 10	μH
C_{IN}	Converter Input Capacitor	4.7 ~	μF

Recommended Operation Conditions (Cont.) (Note 3)

Symbol	Parameter	Range	Unit
C _{OUT}	Converter Output Capacitor	4.7 ~	μF
T _A	Ambient Temperature	-40 ~ 85	°C
T _J	Junction Temperature	-40 ~ 125	°C

Note 3: Refer to the typical application circuit

Electrical Characteristics







The * denotes the specifications that apply over T_A = -40°C ~ 85°C, otherwise specifications are at T_A = 25°C.

Symbol	Parameter	Test Conditions	APW7102			Unit
			Min.	Typ.	Max.	
I _{FB}	Feedback Current		* -30	-	30	nA
V _{IN}	Input Voltage Range		* 2.5	-	5.5	V
V _{FB}	Regulated Feedback Voltage	-40°C ≤ T _A ≤ 85°C	* 0.585	0.6	0.615	V
ΔV _{FB}	Reference Voltage Line Regulation	V _{IN} = 2.5V to 5.5V	* -	0.04	0.4	%/V
I _{PK}	Peak Inductor Current	V _{IN} = 3V, V _{FB} = 0.5V, Duty < 35%	1.0	1.2	1.4	A
V _{LOADR}	Output Voltage Load Regulation		-	0.5	-	%
I _Q	Quiescent Current	Duty Cycle = 0; V _{FB} = 1.5V	-	300	400	μA
I _{Q_SD}	Quiescent Current in Shutdown		-	0.1	1	μA
f _{OSC}	Oscillator Frequency	V _{FB} = 0.6V	1.05	1.3	1.55	MHz
f _{OSC_FFB}	Frequency Foldback	V _{FB} = 0V	-	300	-	kHz
R _{DSON_P}	On Resistance of P MOSFET	I _{SW} = 100mA	-	0.4	0.5	Ω
R _{DSON_N}	On Resistance of N MOSFET	I _{SW} = -100mA	-	0.35	0.45	Ω
I _{LSW}	SW Leakage Current	V _{RUN} = 0V, V _{SW} = 0V or 5V, V _{IN} = 5V	-	±0.01	±1	μA
V _{RUN}	RUN Threshold		* 0.3	1	1.5	V
I _{RUN}	RUN Leakage Current		* -	±0.01	±1	μA

Note *: The Maximum output current didn't reach 800mA when the supply voltage is below 2.7V.



Typical Operating Characteristics

(Refer to the application circuit in the section "Typical Application Circuits", $V_{IN}=3.6V$, $T_A=25^\circ C$, unless otherwise specified)




Typical Operating Characteristics (Cont.)

(Refer to the application circuit in the section "Typical Application Circuits", $V_{IN}=3.6V$, $T_A=25^\circ C$, unless otherwise specified)




Operating Waveforms

Start-up




CH1: V_{EN} , 2V/Div, DC
 CH2: V_{OUT} , 1V/Div, DC
 CH3: I_L , 0.5A/Div, DC
 Time: 0.2ms/Div

Start-up




CH1: V_{EN} , 2V/Div, DC
 CH2: V_{OUT} , 2V/Div, DC
 CH3: I_L , 0.5A/Div, DC
 Time: 0.2ms/Div

Normal Operation



CH1: V_{OUT} , 20mV/Div, AC
 CH2: I_L , 0.5A/Div, DC
 Time: 400ns/Div

Normal Operation




CH1: V_{OUT} , 20mV/Div, AC
 CH2: I_L , 0.5A/Div, DC
 Time: 400ns/Div


Pin Description

PIN		FUNCTION
NO.	NAME	
1	RUN	Control input pin. Forcing this pin above 1.5V enables APW7102. Forcing this pin below 0.3V shuts down APW7102. In shutdown situation, all functions are disabled to decrease the supply current below 1 μ A. There is no pull high or pull low ability inside.
2	GND	Ground pin.
3	SW	Connected this pin to the inductor of the power stage. This pin connected to the drain terminals of the main and synchronous power MOSFET switches inside.
4	VIN	Must be closely decoupled to GND with 4.7 μ F or greater ceramic capacitor.
5	FB	Feedback Input. The IC senses feedback voltage via FB and regulate the voltage at 0.8V. Connecting FB with a resistor-divider from the output set the output voltage in the range from 0.8V to V _{IN} .

Block Diagram



Typical Application Circuit



C_{IN} : Murata GRM31CR61C475K
 C_{OUT} : Murata GRM31CR61A106K
L: Gotrend GTSD53

Function Description

Main Control Loop

The APW7102 uses a constant frequency and current mode step-down architecture. Both the main and synchronous switches are internal to reduce the external components. During normal operation, the internal PMOSFET is turned on, however, it is turned off when the inductor current at the input of I_{COMP} to reset the RS latch. When the load current increases, it causes a slight to decrease in the feedback voltage, which in turn, causes the EA's output voltage to increase until the average inductor current matches the new load current. While the internal power PMOSFET is off, the internal power NMOSFET is turned on until the inductor current starts to reverse, as indicated by the current reversal comparator I_{RCMP} , or the beginning of next cycle. When the NMOSFET is turned off by I_{RCMP} , it operates in the discontinuous conduction mode.

Pulse Skipping Mode Operation

At light load with a relative small inductance, the inductor current may reach zero. The internal power NMOSFET is turned off by the current reversal comparator, I_{RCMP} , and the switching voltage will ring. This is discontinuous mode operation and normal behavior for the switching regulator. At very light load, the APW7102 will automatically skip some pulses in the pulse skipping mode to maintain the output regulation. The skipping process modulates smoothly depend on the load.

Short Circuit Protection

In the short circuit situation, the output voltage is almost zero volts. Output current is limited by the I_{COMP} to prevent the damage of electrical circuit. Under the normal operation, the two straight lines of the inductor current ripple have the same height, it means that the volts-seconds product is the same. When the short circuit operation occurs, the output voltage down to zero leads to the voltage across the inductor maximum in the on period and the voltage across the inductor minimum in the off period. In order to maintain the volts-seconds balance, the off-time must be extended to prevent the inductor current running away. Frequency decay will extend the switching period to provide more time to the off-period, and then the inductor current has to restrict to protect the electrical circuit in the short situation.

Dropout Operation

As the input supply voltage decreases to a value approaching the output voltage, the duty cycle increases toward the maximum on time. Further reduction of the supply voltage forces the main switch to remain on for more than one cycle until it reaches 100% duty cycle. The output voltage will then be determined by the input voltage minus the voltage drop across the PMOSFET and the inductor.

An important detail to remember is that on resistance of PMOSFET switch will increase at low input supply voltage. Therefore, the user should calculate the power dissipation when the APW7102 is used at 100% duty cycle with low input voltage.

Slope Compensation

Slope compensation provides stability in constant frequency current mode architecture by preventing sub-harmonic oscillations at high duty cycle. It is accomplished internally by adding a compensating ramp to the inductor current signal at duty cycle in excess of 40%. Normally, this results in a reduction of maximum inductor peak current for duty cycles are greater than 40%. In the APW7102, the reduction of inductor peak current recovered by a special skill at high duty ratio. This allows the maximum inductor peak current to maintain a constant level through all duty ratio.

Application Information

Inductor Selection

Due to the high switching frequency as 1.3MHz, the inductor value of the application field of APW7102 is usually from 1μH to 4.7μH. The criterion to select a suitable inductor is dependent on the worst current ripple throughout the inductor. The worst current ripple defines as 40% of the fully load capability. In the APW7102 applications, the worst value of current ripple is 320mA, the 40% of 800mA. Evaluate L by the equation (1):

$$L = \frac{(V_{IN} - V_{OUT}) \cdot V_{OUT}}{V_{IN}} \cdot \frac{1}{\Delta I_L \cdot f_s} \dots\dots(1)$$

where f_s is the switching frequency of APW7102 and ΔI_L is the value of the worst current ripple, and it can be any value of current ripple that smaller than the worst value you can accept. In order to perform high efficiency, selecting a low DC resistance inductor is a helpful way. Another important parameter is the DC current rating of the inductor. The minimum value of DC current rating equals to the full load value of 800mA, plus the half of the worst current ripple, 160mA. Choose inductors with suitable DC current rating to ensure the inductors don't operate in the saturation.

Input Capacitor Selection

The input capacitor must be able to support the maximum input operating voltage and maximum RMS input current. The Buck converter absorbs current from input in pulses.




Figure 1.

Figure-1 shows a schematic of a Buck structure. The waveforms is shown as Figure-2.




Figure 2.

Observe the waveform of $I(C_{IN})$, the RMS value of $I(C_{IN})$ is

$$I(C_{IN}) = \sqrt{[(I_{OUT} - I_{IN})^2 \cdot \sqrt{D}]^2 + (I_{IN} \cdot \sqrt{1-D})^2} \dots\dots(2)$$

Replace D and I_{IN} by the following relation:

$$D = \frac{V_{OUT}}{V_{IN}} \dots\dots(3)$$

$$I_{IN} = D \cdot I_{OUT} \dots\dots(4)$$

The RMS value of input capacitor current equal:

$$I(C_{IN}) = I_{OUT} \cdot \sqrt{D(1-D)} \dots\dots(5)$$

When $D=0.5$, the RMS current of input capacitor will be maximum value. Use this value to choose the input capacitor with suitable current rating.

Application Information (Cont.)

Output Capacitor Selection

The output voltage ripple is a significant parameter to estimate the performance of a converter. There are two discrete components that affect the output voltage ripple bigger or smaller. It is recommended to use the criterion which has mentioned above to choose a suitable inductor. Then, based on this known inductor current ripple condition, the value and properties of output capacitor will affect the output voltage ripple better or worse. The output voltage ripple consists of two portions, one is the product of ESR and inductor current ripple, the other is the function of the inductor current ripple and the output capacitance. Figure-3 shows the waveforms to explain the part decided by the output capacitance.




Figure 3.

Evaluate the ΔV_{OUT1} by the ideal of energy equalization. According to the definition of Q,

$$Q = \frac{1}{2} \left(\frac{1}{2} \Delta I_L \cdot \frac{1}{2} T_s \right) = C_{OUT} \cdot \Delta V_{OUT1} \dots\dots (6)$$

where T_s is the inverse of switching frequency and the ΔI_L is the inductor current ripple. Move the C_{OUT} to the left side to estimate the value of ΔV_{OUT1} as the equation (7).

$$\Delta V_{OUT1} = \frac{\Delta I_L \cdot T_s}{8 \cdot C_{OUT}} \dots\dots (7)$$

As mentioned above, one part of output voltage ripple is the product of the inductor current ripple and ESR of output capacitor. The equation (8) explains the output voltage ripple estimation.

$$\Delta V_{OUT} = \Delta I_L \cdot \left(ESL + \frac{T_s}{8 \cdot C_{OUT}} \right) \dots\dots (8)$$

Thermal Consideration

APW7102 is a high efficiency switching converter, it means less power loss transferred into heat. Due to the on resistance difference between internal power PMOSFET and NMOSFET, the power dissipation in the high converting ratio is greater than low converting ratio. The worst case is in the dropout operation, the mainly conduction loss dissipate on the internal power PMOSFET. The power dissipation nearly defined as:


$$P_D = (I_{OUT})^2 [R_{DS_ONP} \cdot D + R_{DS_ONN} \cdot (1-D)] \dots\dots (9)$$

APW7102 has internal over-temperature protection. When the junction temperature reaches 150 centigrade, APW7102 will turn off both internal power PMOSFET and NMOSFET. The estimation of the junction temperature, T_J , defined as:

$$T_J = P_D \cdot \theta_{JA} \dots\dots (10)$$

where the θ_{JA} is the thermal resistance of the package utilized by APW7102.

The maximum power dissipation on the device can be shown as following figure:



Application Information (Cont.)

Output Voltage Setting

APW7102 has the adjustable version for output voltage setting by the users. A suggestion of maximum value of R_{F2} is 200k Ω to keep the minimum current that provides enough noise rejection ability through the resistor divider. The output voltage programmed by the equation (11):

$$V_{OUT} = 0.6 \cdot \left(1 + \frac{R_{F1}}{R_{F2}} \right) \dots\dots(11)$$




Figure 4.

PCB Layout Consideration

APW7102 is a high efficiency DC-DC converter which is a noise source in the electrical circuit by its switching operating. Some PCB layout considerations suppress the effect of switching operating by APW7102 itself to improve the better regulation.

- <1> Keep the power trace wide and short as possible.
The power trace is shown in the Figure 5. as thick solid lines.
- <2> Put the C_{IN} to V_{IN} close and C_{OUT} near the inductor as possible.
- <3> Keep the ground terminal of C_{IN} and C_{OUT} as close as possible to minimize the AC current loop.
- <4> Put the voltage divider consist of R_{F1} and R_{F2} closely to FB, the connection path between R_{F1} and V_{OUT} must far away the SW to prevent the switch noise coupling into FB by crosstalk. If necessary, the connection path between R_{F1} and V_{OUT} must near to SW, put a ground trace between the feedback trace and SW to prevent the coupling.





Figure 5. APW7102 Layout Suggestion

Package Information


TSOT-23-5



SYMBOL	TSOT-23-5			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	0.70	1.00	0.028	0.039
A1	0.01	0.10	0.000	0.004
A2	0.70	0.90	0.028	0.035
b	0.30	0.50	0.012	0.020
c	0.08	0.22	0.003	0.009
D	2.70	3.10	0.106	0.122
E	2.60	3.00	0.102	0.118
E1	1.40	1.80	0.055	0.071
e	0.95 BSC		0.037 BSC	
e1	1.90BSC		0.075 BSC	
L	0.30	0.60	0.012	0.024
θ	0°	8°	0°	8°

Note : 1. Followed from JEDEC TO-178 AA.
 2. Dimension D and E1 do not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 10 mil per side.

Carrier Tape & Reel Dimensions



Application	A	H	T1	C	d	D	W	E1	F
TSOT-23-5	178.0 ±0.00	50 MIN.	8.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	8.0 ±0.30	1.75 ±0.10	3.5 ±0.05
	P0	P1	P2	D0	D1	T	A0	B0	K0
	4.0 ±0.10	4.0 ±0.10	2.0 ±0.05	1.5+0.10 -0.00	1.0 MIN.	0.6+0.00 -0.40	3.20 ±0.20	3.10 ±0.20	1.50 ±0.20


(mm)

Devices Per Unit


Package Type	Unit	Quantity
TSOT-23-5	Tape & Reel	3000

Taping Direction Information

TSOT-23-5



Classification Profile



Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Preheat & Soak		
Temperature min (T_{smin})	100 °C	150 °C
Temperature max (T_{smax})	150 °C	200 °C
Time (T_{smin} to T_{smax}) (t_s)	60-120 seconds	60-120 seconds
Average ramp-up rate (T_{smax} to T_p)	3 °C/second max.	3°C/second max.
Liquidous temperature (T_L)	183 °C	217 °C
Time at liquidous (t_L)	60-150 seconds	60-150 seconds
Peak package body Temperature (T_p)*	See Classification Temp in table 1	See Classification Temp in table 2
Time (t_p)** within 5°C of the specified classification temperature (T_c)	20** seconds	30** seconds
Average ramp-down rate (T_p to T_{smax})	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.
* Tolerance for peak profile Temperature (T_p) is defined as a supplier minimum and a user maximum.		
** Tolerance for time at peak profile temperature (t_p) is defined as a supplier minimum and a user maximum.		

Table 1. SnPb Eutectic Process – Classification Temperatures (T_c)

Package Thickness	Volume mm ³ <350	Volume mm ³ ≥350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (T_c)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ 125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
ESD	MIL-STD-883-3015.7	VHBM 2KV, VMM 200V
Latch-Up	JESD 78	10ms, 1 _{tr} 100mA

Customer Service

Anpec Electronics Corp.

Head Office :

No.6, Dusing 1st Road, SBIP,

Hsin-Chu, Taiwan, R.O.C.

Tel : 886-3-5642000

Fax : 886-3-5642050

Taipei Branch :

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd.,

Sindian City, Taipei County 23146, Taiwan

Tel : 886-2-2910-3838

Fax : 886-2-2917-3838