

## Low power dual operational amplifier

### Features

- Internally frequency-compensated
- Large DC voltage gain : 100dB typ.
- Wide bandwidth (unity gain) : 1.1MHz typ.
- Low Operating Current : 350 uA/ch typ.
- Low input bias current : 20nA typ.
- Low input offset voltage : 0.5mV typ.
- Input common-mode voltage range includes negative rails
- Differential input voltage range equal to the power supply voltage
- Large output voltage swing : 0V to ( $V_{CC}^+$  - 1.5V)
- Internal ESD protection  
Human body model (HBM) ±2000V typ.
- Wide power supply range:
  - Single supply: +3V to +30V
  - Dual supplies: ±1.5V to ±15V

### Description


The NJM358C consist of two independent, high-gain, internally frequency-compensated op-amps, specifically designed to operate from a single power supply over a wide range of voltages. The low-power supply drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, DC gain blocks and all the conventional op-amp circuits, which can now be more easily implemented in single power supply systems. For example, these circuits can be directly supplied with the standard +5V, which is used in logic systems and will easily provide the required interface electronics with no additional power supply.

In linear mode, the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.

### 1. Schematic diagram

Figure 1. Schematic diagram (1/2 NJM358C)



# NJM358C

## 2. Absolute maximum ratings and operating conditions

Table1. Absolute maximum ratings

(Tamb=25°C)			
Symbol	Parameter	RATINGS	Unit
V <sub>CC</sub>	Supply voltage (V <sub>CC</sub> <sup>+</sup> - V <sub>CC</sub> <sup>-</sup> )	32	V
V <sub>IN</sub>	Input voltage <sup>(1)</sup>	-0.3 to 32	V
V <sub>ID</sub>	Differential input voltage	±32	V
I <sub>IN</sub>	Input current <sup>(2)</sup>	5mA in DC or 50mA in AC (duty cycle = 10%, T=1s)	mA
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C
T <sub>j</sub>	Maximum junction temperature	150	°C
P <sub>D</sub>	Power Dissipation	SOP8 : 690 <sup>(4)</sup> 1000 <sup>(5)</sup> SSOP8 : 430 <sup>(4)</sup> 540 <sup>(5)</sup>	mW
θ <sub>ja</sub>	Thermal resistance junction to ambient <sup>(3)</sup>	SOP8 : 180 <sup>(4)</sup> 122 <sup>(5)</sup> SSOP8 : 290 <sup>(4)</sup> 230 <sup>(5)</sup>	°C /W
ψ <sub>jt</sub>	Thermal resistance junction to top surface of IC package <sup>(3)</sup>	SOP8 : 49 <sup>(4)</sup> 43 <sup>(5)</sup> SSOP8 : 46 <sup>(4)</sup> 45 <sup>(5)</sup>	°C /W

1. Input voltage is the voltage should be allowed to apply to the input terminal independent of the magnitude of V<sub>CC</sub><sup>+</sup>.

The normal amplifier operation input voltage is within "Common Mode Input Voltage Range" specified in the Electrical characteristics.

2. This input current only exists when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistor becoming forward-biased and thereby acting as input diode clamp. In addition to this diode action, there is NPN parasitic action on the IC chip. This transistor action can cause the output voltages of the Op-amps to go to the V<sub>CC</sub> voltage level (or to ground for a large overdrive) for the time during which an input is driven negative.

3. Short-circuit can cause excessive heating and destructive dissipation. Values are typical.

4. EIA/JEDEC STANDARD Test board (76.2 x 114.3 x 1.6mm, 2layers, FR-4) mounting

5. EIA/JEDEC STANDARD Test board (76.2 x 114.3 x 1.6mm, 4layers, FR-4) mounting

## 3. Operating conditions

Table2. Operating conditions

(Tamb=25°C)

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage (V <sub>CC</sub> <sup>+</sup> - V <sub>CC</sub> <sup>-</sup> )	3 to 30	V
V <sub>icm</sub>	Common mode input voltage range	V <sub>CC</sub> <sup>-</sup> - 0.3 to V <sub>CC</sub> <sup>+</sup> - 1.5	V
T <sub>oper</sub>	Operating free-air temperature range	-40 to +85	°C

#### 4. Electrical characteristics

Table3.  $V_{CC}^+ = +5V$ ,  $V_{CC}^- = 0V$ ,  $T_{amb} = +25^\circ C$ ,  $T_{min} = 0^\circ C$ ,  $T_{max} = 70^\circ C$  (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
$V_{io}$	Input offset voltage <sup>(1)</sup>	-	0.5	7	mV
	$T_{amb}$ $T_{min} < T_{amb} < T_{max}$ <sup>(5)</sup>	-	-	9	
$DV_{io}$	Input offset voltage drift $T_{min} < T_{amb} < T_{max}$ <sup>(5)</sup>	-	7	30	$\mu V/^{\circ}C$
$I_{io}$	Input offset current	-	2	30	nA
	$T_{amb}$ $T_{min} < T_{amb} < T_{max}$ <sup>(5)</sup>	-	-	40	
$DI_{io}$	Input offset current drift $T_{min} < T_{amb} < T_{max}$ <sup>(5)</sup>	-	-	300	$pA/^{\circ}C$
$I_{ib}$	Input bias current <sup>(2)</sup>	-	20	150	nA
	$T_{amb}$ $T_{min} < T_{amb} < T_{max}$ <sup>(5)</sup>	-	-	200	
$A_{vd}$	Large signal voltage gain	50	100	-	
	$T_{amb}, V_{CC}^+ = +15V, RL=2k\Omega, Vo=1.4V \text{ to } 11.4V$ $T_{min} < T_{amb} < T_{max}$ <sup>(5)</sup>	25	-	-	$V/mV$
SVR	Supply voltage rejection ratio	65	100	-	
	$T_{amb}, V_{CC}^+ = 5V \text{ to } 30V, Rs<10k\Omega$ $T_{min} < T_{amb} < T_{max}$ <sup>(5)</sup>	65	-	-	dB
$I_{cc}$	Supply current, all amp, no load	-	0.7	1.2	
	$T_{min} < T_{amb} < T_{max}$ <sup>(5)</sup> , $V_{CC}^+ = 5V$ $T_{min} < T_{amb} < T_{max}$ <sup>(5)</sup> , $V_{CC}^+ = 30V$	-	-	2	mA
$V_{icm}$	Input common mode voltage range	0	-	$V_{CC}^+ - 1.5$	
	$T_{amb}, V_{CC}^+ = +30V$ <sup>(3)</sup> $T_{min} < T_{amb} < T_{max}$ <sup>(5)</sup>	0	-	$V_{CC}^+ - 2$	V

# NJM358C

Table3.  $V_{CC}^+ = +5V$ ,  $V_{CC}^- = 0V$ ,  $T_{amb} = +25^\circ C$ ,  $T_{min} = 0^\circ C$ ,  $T_{max} = 70^\circ C$  (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
CMR	Common mode rejection ratio $T_{amb}, R_S < 10k\Omega$ $T_{min} < T_{amb} < T_{max}$ <sup>(5)</sup>	70 60	100 -	- -	dB
$I_{source}$	Output current source $T_{amb}, V_{CC}^+ = 15V, V_O = +2V, V_{id} = +1V$	20	40	-	mA
$I_{sink}$	Output sink current $T_{amb}, V_{CC}^+ = 15V, V_O = +2V, V_{id} = -1V$ $T_{amb}, V_{CC}^+ = 15V, V_O = +0.2V, V_{id} = -1V$	10 12	20 50	- -	mA $\mu A$
$V_{OH}$	High level output voltage $T_{amb}, RL = 2k\Omega, V_{CC}^+ = 30V$ $T_{min} < T_{amb} < T_{max}$ <sup>(5)</sup> $T_{amb}, RL = 10k\Omega, V_{CC}^+ = 30V$ $T_{min} < T_{amb} < T_{max}$ <sup>(5)</sup>	26 26 27 27	27 - 28 -	- - - -	V
$V_{OL}$	Low level output voltage $T_{amb}, RL = 10k\Omega$ $T_{min} < T_{amb} < T_{max}$ <sup>(5)</sup>	- -	5 -	20 20	mV
SR	Slew rate $T_{amb}, V_{CC}^+ = 15V, V_i = 0.5 \text{ to } 3V, R_L = 2k\Omega,$ $C_L = 100pF$ , unity gain	-	0.6	-	V/ $\mu s$
GBP	Gain bandwidth product $T_{amb}, V_{CC}^+ = 30V, f = 100kHz, V_{in} = 10mV,$ $R_L = 2k\Omega, C_L = 100pF$	-	1.1	-	MHz
THD	Total harmonic distortion $T_{amb}, f = 1kHz, A_V = 20dB, R_L = 2k\Omega, V_O = 2V_{pp},$ $C_L = 100pF$	-	0.02	-	%
$e_n$	Equivalent input noise voltage $T_{amb}, f = 1kHz, R_S = 100\Omega, V_{CC}^+ = 30V$	-	30	-	nV/ $\sqrt{Hz}$
$V_{O1}/V_{O2}$	Channel separation <sup>(4)</sup> $T_{amb}, 1kHz < f < 20kHz$	-	120	-	dB

1.  $V_O = 1.4V, R_S = 0\Omega, 5V < V_{CC}^+ < 30V, 0 < V_{ic} < V_{CC}^+ - 1.5V$ .







2. The direction of the input current is out of the IC.

3. The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is  $V_{CC}^+ - 1.5V$ , but either or both inputs can go to +32V without damage.

4. Due to the proximity of external components, ensure that stray capacitance between these external parts does not cause coupling.







5. This parameter is not 100% test.

## ■ TYPICAL CHARACTERISTICS









# NJM358C

## ■ TYPICAL CHARACTERISTICS







## ■ TYPICAL CHARACTERISTICS




# NJM358C

## ■ TYPICAL CHARACTERISTICS



## ■ APPLICATION

Improvement of Cross-over Distortion  
Equivalent circuit at the output stage





NJM2904C,in its static state ( No in and output condition ) when design, $Q_U$  being biassed by constant current ( break down beam ) yet, $Q_L$  stays OFF.

While using with both power source mode,the cross-over distortion might occur instantly when  $Q_L$  ON.

There might be cases when application for amplifier of audio signals,not only distortion but also the apparent frequency bandwidth being narrowed remarkably.


It is adjustable especially when using both power source mode, constantly to use with higher current on  $Q_U$  than the load current ( including feedback current ),and then connect the pull-down resister  $R_P$  at the part between output and V pins.




# NJM358C

## ■ PACKAGE DIMENSIONS

SOP8



SSOP8



**[CAUTION]**  
The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.