

## Features


- Enhancement mode
- VitoMOS® II Technology
- Fast Switching and High efficiency
- 100% Avalanche test

$V_{DS}$	40	V
$R_{DS(on),TYP}@ V_{GS}=10\text{ V}$	6.4	$\text{m}\Omega$
$R_{DS(on),TYP}@ V_{GS}=4.5\text{ V}$	10	$\text{m}\Omega$
$I_D(\text{Silicon Limited})$	54	A
$I_D(\text{Package Limited})$	36	A


**PDFN3333**



Halogen-Free



Part ID	Package Type	Marking	Packing
VS4620GEMC	PDFN3333	4620GE	5000PCS/Reel



**Maximum ratings, at  $T_A = 25^\circ\text{C}$ , unless otherwise specified**

Symbol	Parameter	Rating	Unit
$V(BR)DSS$	Drain-Source breakdown voltage	40	V
$V_{GS}$	Gate-Source voltage	$\pm 20$	V
$I_S$	Diode continuous forward current	$T_c = 25^\circ\text{C}$	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{ V}$ (Silicon limited)	$T_c = 25^\circ\text{C}$	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{ V}$ (Silicon limited)	$T_c = 100^\circ\text{C}$	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{ V}$ (Wire bond limited)	$T_c = 25^\circ\text{C}$	A
$I_{DM}$	Pulse drain current tested ①	$T_c = 25^\circ\text{C}$	A
$I_{DSM}$	Continuous drain current @ $V_{GS}=10\text{ V}$	$T_A = 25^\circ\text{C}$	A
		$T_A = 70^\circ\text{C}$	A
$EAS$	Avalanche energy, single pulsed ②	16	mJ
$PD$	Maximum power dissipation	$T_c = 25^\circ\text{C}$	W
		$T_c = 100^\circ\text{C}$	W
$PDSM$	Maximum power dissipation ③	$T_A = 25^\circ\text{C}$	W
		$T_A = 70^\circ\text{C}$	W
$T_{STG,TJ}$	Storage and Junction Temperature Range	-55 to 150	°C

## Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	4.2	5	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	35	42	°C/W

### Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>Static Electrical Characteristics @ T<sub>j</sub>=25°C (unless otherwise stated)</b>						
V(BR)DSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	40	45	--	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current(T <sub>j</sub> =25°C)	V <sub>DS</sub> =40V, V <sub>GS</sub> =0V	--	--	1	μA
	Zero Gate Voltage Drain Current(T <sub>j</sub> =125°C)	V <sub>DS</sub> =40V, V <sub>GS</sub> =0V	--	--	100	μA
I <sub>GSS</sub>	Gate-Body Leakage Current	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	--	--	±100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	1.1	1.65	2.3	V
R <sub>D(on)</sub>	Drain-Source On-State Resistance ④	V <sub>GS</sub> =10V, I <sub>D</sub> =20A	--	6.4	8.3	mΩ
		(T <sub>j</sub> =100°C)	--	7.8	--	mΩ
R <sub>D(on)</sub>	Drain-Source On-State Resistance ④	V <sub>GS</sub> =4.5V, I <sub>D</sub> =10A	--	10	13	mΩ
<b>Dynamic Electrical Characteristics @ T<sub>j</sub> = 25°C (unless otherwise stated)</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =20V, V <sub>GS</sub> =0V, f=1MHz	550	735	980	pF
C <sub>oss</sub>	Output Capacitance		215	285	380	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		15	25	60	pF
R <sub>g</sub>	Gate Resistance	f=1MHz	0.2	1.7	5	Ω
Q <sub>g(10V)</sub>	Total Gate Charge	V <sub>DS</sub> =20V, I <sub>D</sub> =20A, V <sub>GS</sub> =10V	--	15	20	nC
Q <sub>g(4.5V)</sub>	Total Gate Charge		--	7.6	10	nC
Q <sub>gs</sub>	Gate-Source Charge		--	3	4	nC
Q <sub>gd</sub>	Gate-Drain Charge		--	3.3	5	nC
<b>Switching Characteristics</b>						
T <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> =20V, I <sub>D</sub> =20A, R <sub>G</sub> =3Ω, V <sub>GS</sub> =10V	--	5.6	--	ns
T <sub>r</sub>	Turn-on Rise Time		--	47	--	ns
T <sub>d(off)</sub>	Turn-Off Delay Time		--	15	--	ns
T <sub>f</sub>	Turn-Off Fall Time		--	6.4	--	ns
<b>Source- Drain Diode Characteristics@ T<sub>j</sub> = 25°C (unless otherwise stated)</b>						
V <sub>SD</sub>	Forward on voltage	I <sub>SD</sub> =20A, V <sub>GS</sub> =0V	--	0.9	1.2	V
T <sub>rr</sub>	Reverse Recovery Time	I <sub>SD</sub> =20A, V <sub>GS</sub> =0V di/dt=100A/μs	--	6.1	12	ns
Q <sub>rr</sub>	Reverse Recovery Charge		--	0.6	1.2	nC


NOTE: ① Single pulse; pulse width ≤ 100μs.

② Limited by T<sub>Jmax</sub>, starting T<sub>j</sub> = 25°C, L = 0.5mH, R<sub>G</sub> = 25Ω, I<sub>AS</sub> = 8A, V<sub>GS</sub> = 10V. Part not recommended for use above this value


③ The power dissipation P<sub>DSM</sub> is based on R<sub>DS(on)</sub> and the maximum allowed junction temperature of 150°C.

④ Pulse width ≤ 380μs; duty cycle≤ 2%.


## Typical Characteristics




**Fig1.** Typical Output Characteristics




**Fig2.**  $V_{GS(TH)}$  Gate -Source Voltage Vs.  $T_j$




**Fig3.** Typical Transfer Characteristics



**Fig4.** Normalized On-Resistance Vs.  $T_j$




**Fig5.** On Resistance Vs Gate -Source Voltage




**Fig6.** On Resistance Vs Drain Current and Gate Voltage


## Typical Characteristics




**Fig7.** Typical Source-Drain Diode Forward Voltage




**Fig8.** Maximum Safe Operating Area




**Fig9.** Typical Capacitance Vs. Drain-Source Voltage



**Fig10.** Typical Gate Charge Vs. Gate-Source Voltage




**Fig11.** Power Dissipation Vs. Case Temperature




**Fig12.** Maximum Drain Current Vs. Case Temperature



## Typical Characteristics




**Fig13 .** Normalized Maximum Transient Thermal Impedance



**Fig14.** Unclamped Inductive Test Circuit and waveforms




**Fig15.** Switching Time Test Circuit and waveforms

**Marking Information**

- 1<sup>st</sup> line: Vergiga Code (Vs)  
2<sup>nd</sup> line: Part Number (4620GE)  
3<sup>rd</sup> line:  
    Date code (AXXXX)  
    A:           Manufacturer Factory Code  
    XXXXX:       Wafer Lot Tracibility Code

## PDFN3333 Package Outline Data



Symbol	DIMENSIONS ( unit : mm )		
	Min	Typ	Max
A	0.7	0.75	0.8
b	0.25	0.3	0.35
C	0.1	0.15	0.25
D	3.25	3.35	3.45
D1	3	3.1	3.2
D2	1.78	1.88	1.98
D3	--	0.13	--
E	3.2	3.3	3.4
E1	3	3.15	3.2
E2	2.39	2.49	2.59
e	0.65 BSC		
H	0.3	0.39	0.5
L	0.3	0.4	0.5
L1	--	0.13	--
$\theta$	--	10°	12°
M	*	*	0.15
* Not specified			

### Notes:

1. Follow JEDEC MO-240 variation CA.
2. Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
3. Dimensions "D1" and "E1" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.

## Customer Service

### Sales and Service:

[sales@vgsemi.com](mailto:sales@vgsemi.com)

**Vergiga Semiconductor CO., LTD**

**TEL:** (86-755) -26902410

**FAX:** (86-755) -26907027

**WEB:** [www.vgsemi.com](http://www.vgsemi.com)