


## Features

- Enhancement mode
- VitoMOS® II Technology
- Fast Switching and High efficiency
- 100% Avalanche Tested


$V_{DS}$	60	V
$R_{DS(on),TYP}@ V_{GS}=10V$	6.5	mΩ
$R_{DS(on),TYP}@ V_{GS}=4.5V$	9.5	mΩ
$I_D$ (Silicon Limited)	13	A

SOP8



Halogen-Free

Part ID	Package Type	Marking	Packing
VS6662GS	SOP8	6662GS	3000pcs/Reel



**Maximum ratings, at  $T_A=25^\circ\text{C}$ , unless otherwise specified**

Symbol	Parameter	Rating	Unit
$V(BR)DSS$	Drain-Source breakdown voltage	60	V
$V_{GS}$	Gate-Source voltage	$\pm 20$	V
$I_S$	Diode continuous forward current	$T_A = 25^\circ\text{C}$	A
$I_D$	Continuous drain current @ $V_{GS}=10V$ (Silicon limited)	$T_A = 25^\circ\text{C}$	A
$I_D$	Continuous drain current @ $V_{GS}=10V$ (Silicon limited)	$T_A = 70^\circ\text{C}$	A
$I_{DM}$	Pulse drain current tested ①	$T_A = 70^\circ\text{C}$	A
EAS	Avalanche energy, single pulsed ②	25	mJ
$P_D$	Maximum power dissipation	$T_A = 25^\circ\text{C}$	W
		$T_A = 70^\circ\text{C}$	W
$T_{STG,TJ}$	Storage and Junction Temperature Range	-55 to 150	°C

## Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit	
$R_{\theta JL}$	Thermal Resistance, Junction-to-Lead	24	29	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient③	$t \leq 10\text{s}$	42	50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient③	Steady State	75	90	°C/W


### Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>Static Electrical Characteristics @ <math>T_j = 25^\circ\text{C}</math> (unless otherwise stated)</b>						
V(BR)DSS	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$	60	--	--	V
IDSS	Zero Gate Voltage Drain Current( $T_j=25^\circ\text{C}$ )	$V_{DS}=60\text{V}, V_{GS}=0\text{V}$	--	--	1	$\mu\text{A}$
	Zero Gate Voltage Drain Current( $T_j=125^\circ\text{C}$ )	$V_{DS}=60\text{V}, V_{GS}=0\text{V}$	--	--	100	$\mu\text{A}$
IGSS	Gate-Body Leakage Current	$V_{GS}=\pm 20\text{V}, V_{DS}=0\text{V}$	--	--	$\pm 100$	nA
VGS(th)	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.3	1.75	2.4	V
RDS(on)	Drain-Source On-State Resistance ④	$V_{GS}=10\text{V}, I_D=10\text{A}$	--	6.5	8.5	$\text{m}\Omega$
		$T_j=100^\circ\text{C}$	--	8.8	--	$\text{m}\Omega$
RDS(on)	Drain-Source On-State Resistance ④	$V_{GS}=4.5\text{V}, I_D=8\text{A}$	--	9.5	12	$\text{m}\Omega$
<b>Dynamic Electrical Characteristics @ <math>T_j = 25^\circ\text{C}</math> (unless otherwise stated)</b>						
Ciss	Input Capacitance	$V_{DS}=30\text{V}, V_{GS}=0\text{V}, f=1\text{MHz}$	525	1050	1840	pF
Coss	Output Capacitance		170	345	600	pF
Crss	Reverse Transfer Capacitance		15	35	65	pF
Rg	Gate Resistance	f=1MHz	0.2	0.8	5	$\Omega$
Qg(10V)	Total Gate Charge	$V_{DS}=30\text{V}, I_D=10\text{A}, V_{GS}=10\text{V}$	--	22	39	nC
Qg(4.5V)	Total Gate Charge		--	12	21	nC
Qgs	Gate-Source Charge		--	3.2	5.6	nC
Qgd	Gate-Drain Charge		--	5.8	10	nC
<b>Switching Characteristics</b>						
Td(on)	Turn-on Delay Time	$V_{DD}=30\text{V}, I_D=10\text{A}, R_G=3\Omega, V_{GS}=10\text{V}$	--	6.2	--	ns
Tr	Turn-on Rise Time		--	16	--	ns
Td(off)	Turn-Off Delay Time		--	19	--	ns
Tf	Turn-Off Fall Time		--	6.4	--	ns
<b>Source- Drain Diode Characteristics@ <math>T_j = 25^\circ\text{C}</math> (unless otherwise stated)</b>						
VSD	Forward on voltage	$I_{SD}=10\text{A}, V_{GS}=0\text{V}$	--	0.8	1.2	V
Trr	Reverse Recovery Time	$I_{sd}=10\text{A}, V_{GS}=0\text{V}$ $di/dt=100\text{A}/\mu\text{s}$	--	23	46	ns
Qrr	Reverse Recovery Charge		--	11	22	nC


NOTE:

- ① Single pulse; pulse width  $\leq 100\mu\text{s}$ .
- ② Limited by  $T_{Jmax}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.5\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 10\text{A}$ ,  $V_{GS} = 10\text{V}$ . Part not recommended for use above this value
- ③ The value of  $R_{QJA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board.
- ④ Pulse width  $\leq 380\mu\text{s}$ ; duty cycle  $\leq 2\%$ .


## Typical Characteristics




**Fig1.** Typical Output Characteristics




**Fig2.** Typical  $V_{GS(TH)}$  Gate-Source Voltage Vs.  $T_j$




**Fig3.** Typical Transfer Characteristics



**Fig4.** Typical Normalized On-Resistance Vs.  $T_j$




**Fig5.** Typical On Resistance Vs Gate-Source Voltage




**Fig6.** Typical On Resistance Vs Drain Current and Gate Voltage


## Typical Characteristics




**Fig7.** Typical Source-Drain Diode Forward Voltage




**Fig8.** Maximum Safe Operating Area




**Fig9.** Typical Capacitance Vs. Drain-Source Voltage



**Fig10.** Typical Gate Charge Vs. Gate-Source Voltage




**Fig11.** Power Dissipation Vs. Case Temperature




**Fig12.** Maximum Drain Current Vs. Case Temperature



## Typical Characteristics




**Fig13 .** Normalized Maximum Transient Thermal Impedance




**Fig14.** Unclamped Inductive Test Circuit and waveforms



**Fig15.** Switching Time Test Circuit and waveforms



## Marking Information



1<sup>st</sup> line: Vergiga Code (Vs), Vergiga Logo

2<sup>nd</sup> line: Part Number (6662GS)

3<sup>rd</sup> line: Date code (XXXYWW)


XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code , refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

## SOP8 Package Outline Data



Label	Dimensions (unit: mm)		
	Min	Typ	Max
A	--	--	1.75
A <sub>1</sub>	0.10	0.18	0.25
A <sub>2</sub>	1.25	1.35	1.50
A <sub>3</sub>	--	0.25	--
b <sub>p</sub>	0.36	0.42	0.51
c	0.19	0.22	0.25
D	4.80	4.92	5.00
E	3.80	3.90	4.00
e	--	1.27	--
H <sub>E</sub>	5.80	6.00	6.20
L	--	1.05	--
L <sub>p</sub>	0.40	0.68	1.00
Q	0.60	0.65	0.725
v	--	0.25	--
w	--	0.25	--
y	--	0.10	--
Z	0.30	0.50	0.70
θ	0°		8°

### Notes:

1. Follow JEDEC MS-012.
2. Dimension "D" does NOT include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
3. Dimension "E" does NOT include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25mm per side.
4. Dimension "bp" does NOT include dambar protrusion. Allowable dambar protrusion shall be 0.1mm total in excess of "bp" dimension at maximum material condition. The dambar cannot be located on the lower radius of the foot.

## Customer Service

### Sales and Service:

[sales@vgsemi.com](mailto:sales@vgsemi.com)

Vergiga Semiconductor CO., LTD

TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: [www.vgsemi.com](http://www.vgsemi.com)