

# Signal Isolated RS-485 Transceiver With Integrated DC to DC Converter

Datasheet (EN) 0.4

## Product Overview

NSiP83086 is a high reliability isolated full duplex RS-485 transceiver with integrated DC to DC converter. The NSiP83086 isolated DC-DC converter use on chip transformer. The feedback PWM signal is sent to primary side by a digital isolator based on Novosense capacity isolation technology. Both devices are safety certified by UL1577 support 5kVrms insulation withstand voltages, while the high integrated solution can help to simplify system design and improve reliability.

The Bus pins of NSiP83086 are protected from  $\pm 10\text{kV}$  system level ESD to GND2 on Bus side. The device feature fail-safe circuitry, which guarantee a logic-high receiver output when the receiver inputs are open or shorted. The device have a 1/8-unit-load receiver input impedance that allows up to 256 transceivers on the bus.

## Key Features

- Up to 5000Vrms Insulation voltage
- Isopower integrated isolated dc-to-dc converter
- I/O voltage range supports 1.8~5.5V MCU
- Power supply voltage:  
VDD: 4.5V to 5.5V  
VDDL: 1.8V to 5.5V
- Over current and over temperature protection
- High CMTI:  $\pm 150\text{kV}/\mu\text{s}$
- Data rate: 16Mbps
- Up to 256 transceivers on the bus
- High system level EMC performance:  
Bus Pins meet IEC61000-4-2  $\pm 10\text{kV}$  ESD
- Isolation Barrier Life: >60 years
- Operation temperature:  $-40^\circ\text{C} \sim 105^\circ\text{C}$
- RoHS-compliant packages:  
SOW20

## Safety Regulatory Approvals

- UL recognition: up to 5000Vrms for 1 minute per UL1577
- CQC certification per GB4943.1-2011
- CSA component notice 5A
- DIN VDE V 0884-11:2017-01

## Applications

- Industrial automation system
- Isolated RS-485 communication
- Smart electric meter and water meter
- Security and protection monitoring

## Device Information

| Part Number     | Package | Body Size        |
|-----------------|---------|------------------|
| NSiP83086-DSWTR | SOW20   | 12.80mm × 7.50mm |

## Functional Block Diagrams




Figure 1. NSiP83086 Block Diagrams

## INDEX

|                                                                                   |           |
|-----------------------------------------------------------------------------------|-----------|
| <b>1. PIN CONFIGURATION AND FUNCTIONS .....</b>                                   | <b>3</b>  |
| <b>2. ABSOLUTE MAXIMUM RATINGS .....</b>                                          | <b>4</b>  |
| <b>3. RECOMMENDED OPERATING CONDITIONS .....</b>                                  | <b>4</b>  |
| <b>4. THERMAL INFORMATION .....</b>                                               | <b>4</b>  |
| <b>5. SPECIFICATIONS.....</b>                                                     | <b>5</b>  |
| 5.1. DC ELECTRICAL CHARACTERISTICS .....                                          | 5         |
| 5.2. NSIP83086 SWITCHING ELECTRICAL CHARACTERISTICS .....                         | 6         |
| 5.3. TYPICAL PERFORMANCE CHARACTERISTICS .....                                    | 8         |
| 5.4. PARAMETER MEASUREMENT INFORMATION .....                                      | 9         |
| <b>6. HIGH VOLTAGE FEATURE DESCRIPTION .....</b>                                  | <b>10</b> |
| 6.1. INSULATION AND SAFETY RELATED SPECIFICATIONS .....                           | 10        |
| 6.2. DIN VDE V 0884-11 ( VDE V 0884-11 ) :2017-01 INSULATION CHARACTERISTICS..... | 11        |
| 6.3. REGULATORY INFORMATION .....                                                 | 12        |
| <b>7. FUNCTION DESCRIPTION .....</b>                                              | <b>12</b> |
| 7.1. TRUE FAIL-SAFE RECEIVER INPUTS.....                                          | 13        |
| 7.2. TRUTH TABLES <sup>1</sup> .....                                              | 13        |
| 7.3. EMI CONSIDERATIONS .....                                                     | 13        |
| 7.4. OUTPUT SHORT AND OVER TEMPERATURE PROTECTION .....                           | 13        |
| <b>8. APPLICATION NOTE .....</b>                                                  | <b>15</b> |
| 8.1. 256 TRANSCEIVERS ON THE BUS .....                                            | 15        |
| 8.2. ESD PROTECTION.....                                                          | 15        |
| 8.3. LAYOUT CONSIDERATIONS .....                                                  | 15        |
| 8.4. TYPICAL APPLICATION.....                                                     | 15        |
| <b>9. PACKAGE INFORMATION .....</b>                                               | <b>17</b> |
| <b>10. ORDER INFORMATION.....</b>                                                 | <b>17</b> |
| <b>11. DOCUMENTATION SUPPORT .....</b>                                            | <b>17</b> |
| <b>12. TAPE AND REEL INFORMATION.....</b>                                         | <b>18</b> |
| <b>13. REVISION HISTORY .....</b>                                                 | <b>18</b> |

## 1. Pin Configuration And Functions




Figure 1.1 NSiP83086 Package

Table1.1 NSiP83086 Pin Configuration and Description

| NSiP83086<br>PIN NO. | SYMBOL | FUNCTION                                                                                                                                                                                                                                         |
|----------------------|--------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1                    | GND1   | Ground 1, the ground reference for Isolator Side 1                                                                                                                                                                                               |
| 2                    | VDD    | Power Supply for Isolator Side 1 ,It is recommended this pin have a 10 $\mu$ F capacitor to GND1 (Pin1,pin3 )                                                                                                                                    |
| 3                    | GND1   | Ground 1, the ground reference for Isolator Side 1                                                                                                                                                                                               |
| 4                    | R      | Receive output                                                                                                                                                                                                                                   |
| 5                    | /RE    | Receive enable input. This is an active low input.                                                                                                                                                                                               |
| 6                    | DE     | Driver enable input. This is an active high input                                                                                                                                                                                                |
| 7                    | D      | Driver transmit data input.                                                                                                                                                                                                                      |
| 8                    | VDDL   | I/O Power Supply input. Side1 I/O logic level.                                                                                                                                                                                                   |
| 9                    | GND1   | Ground 1, the ground reference for Isolator Side 1                                                                                                                                                                                               |
| 10                   | GND1   | Ground 1, the ground reference for Isolator Side 1                                                                                                                                                                                               |
| 11                   | GND2   | Ground 2, the ground reference for Isolator Side 2                                                                                                                                                                                               |
| 12                   | VISOIN | Isolated power supply input. This pin must be connected externally to VISOOUT. It is recommended this pin have a 0.1 $\mu$ F capacitor to GND2 (Pin12 ). Connect this pin through a ferrite bead and short trace length to VISOIN for operation. |
| 13                   | Y      | Noninverting Driver Output. When the driver is disabled, or when VDD is powered down, Pin Y is put into a high impedance state to avoid overloading the bus.                                                                                     |
| 14                   | GND2   | Ground 2, the ground reference for Isolator Side 2                                                                                                                                                                                               |
| 15                   | Z      | Inverting Driver Output. When the driver is disabled, or when VDD is powered down, Pin Z is put into a high impedance state to avoid overloading the bus.                                                                                        |

|    |         |                                                                                                                                                                                                                                       |
|----|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 16 | GND2    | Ground 2, the ground reference for Isolator Side 2                                                                                                                                                                                    |
| 17 | B       | Inverting Receiver Input.                                                                                                                                                                                                             |
| 18 | A       | Noninverting Receiver Input.                                                                                                                                                                                                          |
| 19 | VISOOUT | Isolated Power Supply Output. This pin must be connected externally to VISOIN. It is recommended that a ferrite bead reservoir capacitor of 10 $\mu$ F and a decoupling capacitor of 0.1 $\mu$ F be fitted between Pin 19 and Pin 20. |
| 20 | GND2    | Ground 2, the ground reference for Isolator Side 2                                                                                                                                                                                    |

## 2. Absolute Maximum Ratings

| Parameters                           | Symbol                                                            | Min  | Typ | Max      | Unit | Comments |
|--------------------------------------|-------------------------------------------------------------------|------|-----|----------|------|----------|
| Power Supply Voltage                 | VDD, VDDL                                                         | -0.5 |     | 6        | V    |          |
| Maximum Input Voltage                | /RE, DE, D                                                        | -0.4 |     | VDDL+0.4 | V    |          |
| Driver Output/Receiver Input Voltage | V <sub>A</sub> , V <sub>B</sub> , V <sub>Y</sub> , V <sub>Z</sub> | -7   |     | 12       | V    |          |
| R output current                     | I <sub>o</sub>                                                    | -15  |     | 15       | mA   |          |
| Maximum Surge Isolation Voltage      | V <sub>IOSM</sub>                                                 |      |     | 4.6      | kV   |          |
| Operating Temperature                | Topr                                                              | -40  |     | 105      | °C   |          |
| Storage Temperature                  | Tstg                                                              | -40  |     | 150      | °C   |          |
| Electrostatic discharge              | HBM                                                               |      |     | ±6000    | V    |          |
|                                      | CDM                                                               |      |     | ±2000    | V    |          |

## 3. Recommended Operating Conditions

| Parameters                     | Symbol          | min      | typ | max      | unit |
|--------------------------------|-----------------|----------|-----|----------|------|
| Power Supply Voltage           | VDD             | 4.5      |     | 5.5      | V    |
| Operating Temperature          | Topr            | -40      |     | 105      | °C   |
| Logic High Level Input Voltage | V <sub>IH</sub> | 0.7*VDDL |     | VCC      | V    |
| Logic Low Level Input Voltage  | V <sub>IL</sub> | 0        |     | 0.3*VDDL | V    |
| Data rate                      | DR              |          |     | 16       | Mbps |

## 4. Thermal Information

| Parameters | Symbol | Value | Unit |
|------------|--------|-------|------|
|------------|--------|-------|------|

|                                           |                    |      |       |
|-------------------------------------------|--------------------|------|-------|
| IC Junction-to-Air Thermal Resistance     | $\theta_{JA}$      | 56.8 | ° C/W |
| Junction-to-case (top) thermal resistance | $\theta_{jc(top)}$ | 15.6 | ° C/W |
| Junction-to-board thermal resistance      | $\theta_{JB}$      | 28.5 | ° C/W |

## 5. Specifications

### 5.1. DC Electrical Characteristics

(VDD=4.5V~5.5V, VDDL=1.8~5.5V, Ta=-40°C to 105°C. Unless otherwise noted, Typical values are at VDD=VDDL = 5V, Ta = 25°C)

| Parameters                          | Symbol              | Min                  | Typ  | Max                  | Unit  | Comments                             |
|-------------------------------------|---------------------|----------------------|------|----------------------|-------|--------------------------------------|
| Power supply voltage                | VDD                 | 4.5                  |      | 5.5                  | V     |                                      |
|                                     | VDDL                | 1.8                  |      | 5.5                  | V     |                                      |
| Supply current<br>Data rate ≤16Mbps | I <sub>DD</sub>     |                      | 89   |                      | mA    | VDD=5V, R <sub>L</sub> =120 Ω        |
|                                     |                     |                      | 137  |                      | mA    | VDD=5V, R <sub>L</sub> =54 Ω         |
|                                     | I <sub>DDL</sub>    |                      | 42   |                      | uA    |                                      |
| Isolated supply voltage             | V <sub>ISOOUT</sub> |                      | 5    |                      | V     |                                      |
| Thermal-Shutdown Threshold          | T <sub>TS</sub>     |                      | 165  |                      | °C    |                                      |
| Thermal-Shutdown Hysteresis         | T <sub>TSH</sub>    |                      | 15   |                      | °C    |                                      |
| Common Mode Transient Immunity      | CMTI                | ±100                 | ±150 |                      | kV/us |                                      |
| <b>Logic Side</b>                   |                     |                      |      |                      |       |                                      |
| Input High Voltage                  | V <sub>IH</sub>     | 0.7*V <sub>DDL</sub> |      |                      | V     | DE, D, /RE                           |
| Input Low Voltage                   | V <sub>IL</sub>     |                      |      | 0.3*V <sub>DDL</sub> | V     | DE, D, /RE                           |
| Input Pull up Current               | I <sub>PU</sub>     |                      |      | 20                   | uA    | DE, /RE                              |
| Input Pull down Current             | I <sub>PD</sub>     | -20                  |      |                      | uA    | DI                                   |
| Output Voltage High                 | V <sub>OH</sub>     | 0.8*V <sub>DDL</sub> |      |                      | V     | I <sub>OH</sub> = -4mA               |
| Output Voltage Low                  | V <sub>OL</sub>     |                      |      | 0.2*V <sub>DDL</sub> | V     | I <sub>OL</sub> = 4mA                |
| Output Short-Circuit Current        | I <sub>OSR</sub>    |                      |      | 150                  | mA    | 0 ≤ V <sub>R</sub> ≤ VDD             |
| Three-State Output Current          | I <sub>OZ</sub>     | -15                  |      |                      | uA    | 0 ≤ V <sub>R</sub> ≤ VDD, /RE = high |

|                                                        |                                 |      |      |     |    |                                                         |
|--------------------------------------------------------|---------------------------------|------|------|-----|----|---------------------------------------------------------|
| Input Capacitance                                      | C <sub>IN</sub>                 |      | 2    |     | pF | DE, D, /RE                                              |
| Driver                                                 |                                 |      |      |     |    |                                                         |
| Differential Output Voltage                            | V <sub>OD</sub>                 |      |      | 5.5 | V  | No Load                                                 |
|                                                        |                                 | 2.7  |      | 5.5 | V  | Figure 5.6, R <sub>L</sub> =120Ω ,VDD2=5V               |
|                                                        |                                 | 2.1  |      | 5.5 | V  | Figure 5.6, R <sub>L</sub> =54Ω (RS-485),VDD2=5V        |
| Change in magnitude of the differential output voltage | Δ V <sub>OD</sub>               |      |      | 0.2 | V  | Figure 5.6, R <sub>L</sub> =100Ω or R <sub>L</sub> =54Ω |
| Common-Mode Output Voltage                             | V <sub>OC</sub>                 |      |      | 3   | V  | Figure 5.6, R <sub>L</sub> =100Ω or R <sub>L</sub> =54Ω |
| Change in Magnitude of Common-Mode Voltage             | Δ V <sub>OC</sub>               |      |      | 0.2 | V  | Figure 5.6, R <sub>L</sub> =100Ω or R <sub>L</sub> =54Ω |
| Driver Short-Circuit Output Current                    | I <sub>OSD</sub>                |      |      | 250 | mA | 0 ≤ V <sub>OUT</sub> ≤ +12 V                            |
|                                                        |                                 | -250 |      |     | mA | −7V ≤ V <sub>OUT</sub> ≤ 5.5V                           |
| Output Leakage Current (Y and Z) Full-Duplex           | I <sub>O</sub>                  |      |      | 200 | uA | DE=GND, VIN=12V                                         |
|                                                        |                                 | -200 |      |     | uA | DE=GND, VIN=−7V                                         |
| Receiver                                               |                                 |      |      |     |    |                                                         |
| Input Current (A and B)                                | I <sub>A</sub> , I <sub>B</sub> |      |      | 200 | uA | DE=GND, VDD <sub>2</sub> =GND, V <sub>IN</sub> =12V     |
|                                                        |                                 | -200 |      |     | uA | DE=GND, VDD <sub>2</sub> =GND, V <sub>IN</sub> =−7V     |
| Receiver Differential Threshold Voltage                | V <sub>TH</sub>                 | -200 | -125 | -10 | mV | −7V ≤ V <sub>CM</sub> ≤ 12V                             |
| Receiver Input Hysteresis                              | ΔV <sub>TH</sub>                |      | 15   |     | mV | V <sub>A</sub> +V <sub>B</sub> =0                       |
| Receiver Input Resistance                              | R <sub>IN</sub>                 | 96   |      |     | kΩ | −7V ≤ V <sub>CM</sub> ≤ 12V, DE=low                     |

## 5.2. NSIP83086 Switching Electrical Characteristics

( $V_{DD}=4.5V \sim 5.5V$ ,  $V_{DDL}=1.8 \sim 5.5V$ ,  $T_a=-40^\circ C$  to  $105^\circ C$ . Unless otherwise noted, Typical values are at  $V_{DD}=V_{DDL}=5V$ ,  $T_a=25^\circ C$ )

| Parameters        | Symbol    | Min | Typ | Max | Unit | Comments |
|-------------------|-----------|-----|-----|-----|------|----------|
| <b>Driver</b>     |           |     |     |     |      |          |
| Maximum Data Rate | $f_{MAX}$ | 16  |     |     | Mbps |          |

|                                                        |           |    |      |       |      |                                                                  |
|--------------------------------------------------------|-----------|----|------|-------|------|------------------------------------------------------------------|
| Driver Propagation Delay                               | $t_{PLH}$ |    | 12   | 18    | ns   | <a href="#">See Figure 5.7</a> ,<br>$R_L=54\Omega$ , $C_L=50pF$  |
|                                                        | $t_{PHL}$ |    | 13.5 | 20.25 | ns   | <a href="#">See Figure 5.7</a> ,<br>$R_L=54\Omega$ , $C_L=50pF$  |
| Driver Pulse Width Distortion, $ t_{PHL} - t_{PLH} $   | PWD       |    | 1.5  |       | ns   | <a href="#">See Figure 5.7</a> ,<br>$R_L=54\Omega$ , $C_L=50pF$  |
| Driver Output Falling Time or Rising time              | $t_F$     |    | 2.95 | 4.425 | ns   | <a href="#">See Figure 5.7</a> ,<br>$R_L=54\Omega$ , $C_L=50pF$  |
|                                                        | $t_R$     |    | 2.6  | 3.9   | ns   | <a href="#">See Figure 5.7</a> ,<br>$R_L=54\Omega$ , $C_L=50pF$  |
| Driver Enable to Output High                           | $t_{ZH}$  |    | 18.5 | 27.75 | ns   | <a href="#">See Figure 5.8</a> ,<br>$R_L=110\Omega$ , $C_L=50pF$ |
| Driver Enable to Output Low                            | $t_{ZL}$  |    | 19.1 | 28.65 | ns   | <a href="#">See Figure 5.8</a> ,<br>$R_L=110\Omega$ , $C_L=50pF$ |
| Driver Disable to Output High                          | $t_{HZ}$  |    | 20.8 | 31.2  | ns   | <a href="#">See Figure 5.8</a> ,<br>$R_L=110\Omega$ , $C_L=50pF$ |
| Driver Disable to Output Low                           | $t_{LZ}$  |    | 20.1 | 30.15 | ns   | <a href="#">See Figure 5.8</a> ,<br>$R_L=110\Omega$ , $C_L=50pF$ |
| <b>Receiver</b>                                        |           |    |      |       |      |                                                                  |
| Maximum Data Rate                                      | $f_{MAX}$ | 16 |      |       | Mbps |                                                                  |
| Receiver Propagation Delay                             | $t_{PLH}$ |    | 16.2 | 24.3  | ns   | <a href="#">See Figure 5.9</a> ,<br>$C_L=15pF$                   |
|                                                        | $t_{PHL}$ |    | 22.2 | 33.3  | ns   | <a href="#">See Figure 5.9</a> ,<br>$C_L=15pF$                   |
| Receiver Pulse Width Distortion, $ t_{PHL} - t_{PLH} $ | PWD       |    | 6.0  |       | ns   | <a href="#">See Figure 5.9</a> ,<br>$C_L=15pF$                   |
| Receiver Output Falling Time or Rising time            | $t_F$     |    | 2.3  | 3.45  | ns   | <a href="#">See Figure 5.9</a> ,<br>$C_L=15pF$                   |
|                                                        | $t_R$     |    | 2.1  | 3.15  | ns   | <a href="#">See Figure 5.9</a> ,<br>$C_L=15pF$                   |
| Receiver Enable to Output High                         | $t_{ZH}$  |    | 13.8 | 20.7  | ns   | <a href="#">See Figure 5.10</a> ,<br>$R_L=1k\Omega$ , $C_L=15pF$ |
| Receiver Enable to Output Low                          | $t_{ZL}$  |    | 12.6 | 18.9  | ns   | <a href="#">See Figure 5.10</a> ,<br>$R_L=1k\Omega$ , $C_L=15pF$ |

|                                 |          |  |      |      |    |                                                 |
|---------------------------------|----------|--|------|------|----|-------------------------------------------------|
| Receiver Disable to Output High | $t_{HZ}$ |  | 14   | 21   | ns | See Figure 5.10,<br>$R_L=1k\Omega$ , $C_L=15pF$ |
| Receiver Disable to Output Low  | $t_{LZ}$ |  | 13.4 | 20.1 | ns | See Figure 5.10,<br>$R_L=1k\Omega$ , $C_L=15pF$ |

### 5.3. Typical Performance Characteristics

Figure 5.1 NSiP83086 supply current vs Temperature




Figure 5.2 Receiver output current vs Output low voltage




Figure 5.3 Receiver output current vs Output High voltage




Figure 5.4 Transmitter Propagation Delay vs Temperature




Figure 5.5 Receiver Propagation Delay vs Temperature

## 5.4. Parameter Measurement Information




Figure 5.6 Driver DC Test Load





Figure 5.7 Driver Timing Test Circuit and waveform





Figure 5.8 Driver Enable/Disable Timing Test Circuit and waveform





Figure 5.9 Receiver Propagation Delay Test Circuit and waveform




Figure 5.10 Receiver Enable Disable Timing Test Circuit and waveform




Figure 5.11 Common-Mode Transient Immunity Test Circuit

## 6. High Voltage Feature Description

### 6.1. Insulation And Safety Related Specifications

| Parameters                                      | Symbol | Value | Unit | Comments                                                          |
|-------------------------------------------------|--------|-------|------|-------------------------------------------------------------------|
| Minimum External Air Gap (Clearance)            | L(I01) | 8.0   | mm   | Shortest terminal-to-terminal distance through air                |
| Minimum External Tracking (Creepage)            | L(I02) | 8.0   | mm   | Shortest terminal-to-terminal distance across the package surface |
| Minimum internal gap                            | DTI    | 20    | um   | Distance through insulation                                       |
| Tracking Resistance(Comparative Tracking Index) | CTI    | >400  | V    | DIN EN 60112 (VDE 0303-11); IEC 60112                             |
| Material Group                                  |        | II    |      |                                                                   |

## 6.2. DIN VDE V 0884-11 (VDE V 0884-11) :2017-01 INSULATION CHARACTERISTICS

| Description                                                  | Test Condition                                                                                                                | Symbol      | Value         | Unit     |
|--------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------|-------------|---------------|----------|
| Installation Classification per DIN VDE 0110                 |                                                                                                                               |             |               |          |
| For Rated Mains Voltage $\leq 150\text{Vrms}$                |                                                                                                                               |             | I to IV       |          |
| For Rated Mains Voltage $\leq 300\text{Vrms}$                |                                                                                                                               |             | I to IV       |          |
| For Rated Mains Voltage $\leq 400\text{Vrms}$                |                                                                                                                               |             | I to IV       |          |
| Climatic Classification                                      |                                                                                                                               |             | 10/105/2<br>1 |          |
| Pollution Degree per DIN VDE 0110, Table 1                   |                                                                                                                               |             | 2             |          |
| Maximum repetitive isolation voltage                         | AC Voltage(Bipolar)                                                                                                           | $V_{IORM}$  | 1166          | Vpeak    |
|                                                              | AC Voltage(TDDB)                                                                                                              | $V_{IORM}$  | 824           | Vrms     |
|                                                              | DC Voltage                                                                                                                    | $V_{IORM}$  | 1166          | Vdc      |
| Input to Output Test Voltage, Method B1                      | $V_{IORM} \times 1.5 = V_{pd(m)}$ , 100%<br>production test,<br>$t_{ini} = t_m = 1 \text{ sec}$ , partial<br>discharge < 5 pC | $V_{pd(m)}$ | 1749          | Vpeak    |
| Input to Output Test Voltage, Method A                       |                                                                                                                               |             |               |          |
| After Environmental Tests Subgroup 1                         | $V_{IORM} \times 1.2 = V_{pd(m)}$ , $t_{ini} = 60 \text{ sec}$ , $t_m = 10 \text{ sec}$ , partial<br>discharge < 5 pC         | $V_{pd(m)}$ | 1399          | Vpeak    |
| After Input and /or Safety Test Subgroup 2<br>and Subgroup 3 | $V_{IORM} \times 1.2 = V_{pd(m)}$ , $t_{ini} = 60 \text{ sec}$ , $t_m = 10 \text{ sec}$ , partial<br>discharge < 5 pC         | $V_{pd(m)}$ | 1399          | Vpeak    |
| Maximum transient isolation voltage                          | $t = 60 \text{ sec}$                                                                                                          | $V_{IOTM}$  | 7000          | Vpeak    |
| Maximum Surge Isolation Voltage                              | Test method per<br>IEC60065,1.2/50us<br>waveform, $V_{TEST} = 1.3 \times V_{IOSM}$                                            | $V_{IOSM}$  | 4615          | Vpeak    |
| Isolation resistance                                         | $V_{IO} = 500\text{V}$                                                                                                        | $R_{IO}$    | $>10^9$       | $\Omega$ |
| Isolation capacitance                                        | $f = 1\text{MHz}$                                                                                                             | $C_{IO}$    | 0.6           | pF       |
| Input capacitance                                            |                                                                                                                               | $C_I$       | 2             | pF       |
| Total Power Dissipation at 25°C                              |                                                                                                                               | $P_s$       | 1499          | mW       |

|                                         |                                                                                                                                                         |       |     |                    |
|-----------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|-------|-----|--------------------|
| Safety input, output, or supply current | $\square \theta_{JA} = 140\text{ }^{\circ}\text{C/W}$ , $V_I = 5.5\text{ V}$ , $T_J = 150\text{ }^{\circ}\text{C}$ , $T_A = 25\text{ }^{\circ}\text{C}$ | $I_S$ |     | mA                 |
|                                         | $\theta_{JA} = 84\text{ }^{\circ}\text{C/W}$ , $V_I = 5.5\text{ V}$ , $T_J = 150\text{ }^{\circ}\text{C}$ , $T_A = 25\text{ }^{\circ}\text{C}$          |       | 237 | mA                 |
| Case Temperature                        |                                                                                                                                                         | $T_S$ | 150 | $^{\circ}\text{C}$ |




Figure 6.1 NSiP83086 Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-11

### 6.3. Regulatory Information

The NSiP83086 are approved or pending approval by the organizations listed in table.

| CUL                                                |                                                   | VDE                                                     |  | CQC                                                                                                            |
|----------------------------------------------------|---------------------------------------------------|---------------------------------------------------------|--|----------------------------------------------------------------------------------------------------------------|
| UL 1577 Component Recognition Program <sup>1</sup> | Approved under CSA Component Acceptance Notice 5A | DIN VDE V 0884-11(VDE V 0884-11):2017-01 <sup>2</sup>   |  | Certified by CQC11-471543-2012<br>GB4943.1-2011                                                                |
| Single Protection, 5000Vrms Isolation voltage      | Single Protection, 5000Vrms Isolation voltage     | Basic Insulation 1166Vpeak, $V_{IOSM}=4615\text{Vpeak}$ |  | Basic insulation at 800V <sub>RMS</sub> (1166Vpeak)<br>Reinforced insulation at 400V <sub>RMS</sub> (565Vpeak) |
| File (pending)                                     | File (pending)                                    | File (pending)                                          |  | File (pending)                                                                                                 |

<sup>1</sup> In accordance with UL 1577, each NSiP83086 is proof tested by applying an insulation test voltage  $\geq 6000\text{ V rms}$  for 1 sec.

<sup>2</sup> In accordance with DIN VDE V 0884-11, each NSi8100W/NSi8101W is proof tested by applying an insulation test voltage  $\geq 1273\text{ V peak}$  for 1 sec (partial discharge detection limit = 5 pC). The \* marking branded on the component designates DIN VDE V 0884-11 approval.

## 7. Function Description

NSiP83086 is a high reliability isolated full duplex RS-485 transceiver. Data isolation is achieved using Novosense integrated capacitive isolation that allows data transmission between the logic side and the Bus side. Both devices are safety certified by UL1577 support 5kV<sub>RMS</sub> insulation withstand voltages.

### 7.1. True Fail-Safe Receiver Inputs

The devices feature fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted. The receiver threshold is fixed between -10mV and -200mV, which meets EIA/TIA-485 standard. If the differential input voltage ( $V_A - V_B$ ) is greater than or equal to -10mV, receiver output R is logic high. In the case of a terminated bus with all transmitters disabled, the differential input voltage is pulled to zero by the termination resistors. Due to the receiver threshold, the receiver output R is logic high.

### 7.2. Truth Tables<sup>1</sup>

Table 7.1 Driver Function Table

| VDD status | Input<br>(D) | Enable Input<br>(DE) | Outputs |   |
|------------|--------------|----------------------|---------|---|
|            |              |                      | Y       | Z |
| PU         | H            | H                    | H       | L |
| PU         | L            | H                    | L       | H |
| PU         | X            | L                    | Z       | Z |
| PU         | X            | OPEN                 | Z       | Z |
| PU         | OPEN         | H                    | H       | L |
| PD         | X            | X                    | Z       | Z |

Table 7.2 Receiver Function Table<sup>1</sup>

| VDD status | Differential Input<br>( $V_A - V_B$ ) | Enable Input<br>(/RE) | Output<br>(R) |
|------------|---------------------------------------|-----------------------|---------------|
| PU         | $\geq -10\text{mV}$                   | L/Open                | H             |
| PU         | $\leq -200\text{mV}$                  | L/Open                | L             |
| PU         | Open/Short                            | L/Open                | H             |
| PU         | X                                     | H                     | Z             |
| PU         | Idle                                  | L                     | H             |
| PD         | X                                     | X                     | Z             |

<sup>1</sup> PD= Powered down; PU= Powered up; H= Logic High; L= Logic Low; X= Irrelevant; Z= High Impedance;

### 7.3. EMI Considerations

The NSiP83086 devices are using on chip transformer, so the power transfer must operate at high frequency allow higher efficiency transfer using the small transformer. This will cause emissions which need to pay attention to PCB layout if the application allow low emission. Please see the application note if needed.

### 7.4. Output Short And Over Temperature Protection

The NSiP83086 devices are protected against output short. When the devices detect the output is short, the device will be in Hiccup mode and the transfer power will be limited. So the temperature of the device will be low, and the device is protected.

The NSiP83086 devices are also protected against over temperature. When the devices detect the chip is over 165°C, the device will be shut down until the temperature of the device is below 145°C.

## 8. Application Note

### 8.1. 256 Transceivers On The Bus

The devices have a 1/8-unit-load receiver input impedance (96k $\Omega$ ) that allows up to 256 transceivers on the bus. Connect any combination of these devices, and/or other RS-485 devices, for a maximum of 32 unit-loads to the line.

### 8.2. ESD Protection

ESD protection structures are enhanced on all pins to protect against electrostatic discharge encountered during handling and assembly. The Bus pins have extra protection against static electricity to both the logic side (VDD1 side) and bus side (VDD2 side).

ESD protection can be tested in various ways. Below is the ESD spec of the devices.

Bus pins:

- $\pm 8\text{kV}$  HBM.
- $\pm 10\text{kV}$  using the Contact Discharge method specified in IEC 61000-4-2

Other pins except bus pins:

- $\pm 6\text{kV}$  HBM.
- $\pm 7\text{kV}$  using the Contact Discharge method specified in IEC 61000-4-2

### 8.3. Layout Considerations

The NSiP83086 requires a 10  $\mu\text{F}$  bypass capacitor between VDD1 and GND1, 10uF bypass capacitor between VDD2 and GND2. The capacitor should be placed as close as possible to the package. To eliminate line reflections, each cable end is terminated with a resistor, whose value matches the characteristic impedance of the cable. It's good practice to have the bus connectors and termination resistor as close as possible to the A and B, Y and Z pins.

### 8.4. Typical Application




Figure 8.1 NSiP83086 use as Half-Duplex RS-485 application




Figure 8.2 NSiP83086 typical application circuit




Figure 8.3 Typical isolated Full-Duplex RS-485 application

## 9. Package Information




Figure 9.1 SOW20 Package Shape and Dimension in millimeters

## 10. Order Information

| Part No.        | Isolation Rating( $kV_{RMS}$ ) | Duplex | Max Data Rate (Mbps) | MSL | Temperature  | No. of Package Nodes | SPQ  |
|-----------------|--------------------------------|--------|----------------------|-----|--------------|----------------------|------|
| NSiP83086-DSWTR | 5                              | Full   | 16                   | 2   | -40 to 105°C | 256                  | 1000 |

NOTE: All packages are Rhos-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.

## 11. Documentation Support

| Part Number | Product Folder             | Datasheet                  | Technical Documents        | Isolator selection guide   |
|-------------|----------------------------|----------------------------|----------------------------|----------------------------|
| NSiP83086   | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |

## 12. Tape And Reel Information




Figure 12.1 Tape and Reel Information of SOW20

## 13. Revision History

| Revision | Description                                         | Date      |
|----------|-----------------------------------------------------|-----------|
| 0.0      | Initial version                                     | 2021/3/28 |
| 0.1      | Added MSL information                               | 2021/4/19 |
| 0.2      | Added VDDL information                              | 2021/8/27 |
| 0.3      | Removed NSIP83085 information                       | 2021/9/15 |
| 0.4      | Modified the body size info on 1 <sup>st</sup> page | 2021/11/2 |