



## Features

- N-Channel, 5V Logic Level Control
- Enhancement mode
- Very low on-resistance  $R_{DS(on)}$  @  $V_{GS}=4.5$  V
- Fast Switching
- 100% Avalanche test
- Pb-free lead plating; RoHS compliant


**Halogen-Free**

Part ID	Package Type	Marking	Packing
VS3618AD	TO-252	3618AD	2500pcs/Reel

$V_{DS}$	30	V
$R_{DS(on),TYP} @ V_{GS}=10$ V	5.8	$m\Omega$
$R_{DS(on),TYP} @ V_{GS}=4.5$ V	9	$m\Omega$
$I_D$	70	A

**TO-252**


## Maximum ratings, at $T_A = 25^\circ C$ , unless otherwise specified

Symbol	Parameter	Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage	30	V
$V_{GS}$	Gate-Source voltage	$\pm 20$	V
$I_s$	Diode continuous forward current	$T_C=25^\circ C$	A
$I_D$	Continuous drain current @ $V_{GS}=10V$	$T_C=25^\circ C$	A
		$T_C=100^\circ C$	A
$I_{DSM}$	Continuous drain current @ $V_{GS}=10V$	$T_A=25^\circ C$	A
		$T_A=70^\circ C$	A
$I_{DM}$	Pulse drain current tested ①	$T_C=25^\circ C$	A
$EAS$	Avalanche energy, single pulsed ②	36	mJ
$P_D$	Maximum power dissipation	$T_C=25^\circ C$	W
$P_{DSM}$	Maximum power dissipation ③	$T_A=25^\circ C$	W
$T_{STG}, T_J$	Storage and Junction Temperature Range	-55 to 175	°C

## Thermal Characteristics

Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	3.1	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	100	°C/W

**Typical Characteristics**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>Static Electrical Characteristics @ <math>T_j=25^\circ\text{C}</math> (unless otherwise stated)</b>						
$V_{(\text{BR})DSS}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_D=250\mu\text{A}$	30	--	--	V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}}=30\text{V}, V_{\text{GS}}=0\text{V}$	--	--	0.1	$\mu\text{A}$
	Zero Gate Voltage Drain Current( $T_j=125^\circ\text{C}$ )	$V_{\text{DS}}=30\text{V}, V_{\text{GS}}=0\text{V}$	--	--	100	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Body Leakage Current	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	--	--	$\pm 100$	nA
$V_{\text{GS(TH)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_D=250\mu\text{A}$	1.3	1.8	2.4	V
$R_{\text{DS(ON)}}$	Drain-Source On-State Resistance <sup>(4)</sup>	$V_{\text{GS}}=10\text{V}, I_D=20\text{A}$	--	5.8	7	$\text{m}\Omega$
$R_{\text{DS(ON)}}$	Drain-Source On-State Resistance <sup>(4)</sup>	$V_{\text{GS}}=4.5\text{V}, I_D=15\text{A}$	--	9	11	$\text{m}\Omega$

**Dynamic Electrical Characteristics @  $T_j = 25^\circ\text{C}$  (unless otherwise stated)**

$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}}=15\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$	900	1110	1300	pF
$C_{\text{oss}}$	Output Capacitance		100	180	280	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance		80	130	200	pF
$R_g$	Gate Resistance	f=1MHz	--	1.9	--	$\Omega$
$Q_g(10\text{V})$	Total Gate Charge	$V_{\text{DS}}=15\text{V}, I_D=15\text{A}, V_{\text{GS}}=10\text{V}$	--	23	--	nC
$Q_g(4.5\text{V})$	Total Gate Charge		--	17	--	nC
$Q_{\text{gs}}$	Gate-Source Charge		--	6.2	--	nC
$Q_{\text{gd}}$	Gate-Drain Charge		--	8.9	--	nC

**Switching Characteristics**

$t_{\text{d(on)}}$	Turn-on Delay Time	$V_{\text{DD}}=15\text{V}, I_D=15\text{A}, R_g=6.8\Omega, V_{\text{GS}}=10\text{V}$	--	14	--	ns
$t_r$	Turn-on Rise Time		--	27	--	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time		--	65	--	ns
$t_f$	Turn-Off Fall Time		--	19	--	ns


**Source- Drain Diode Characteristics@  $T_j = 25^\circ\text{C}$  (unless otherwise stated)**

$V_{\text{SD}}$	Forward on voltage	$I_{\text{SD}}=20\text{A}, V_{\text{GS}}=0\text{V}$	--	0.85	1.2	V
$t_{\text{rr}}$	Reverse Recovery Time	$T_j=25^\circ\text{C}, I_{\text{SD}}=15\text{A}, V_{\text{GS}}=0\text{V}$	--	31	--	ns
$Q_{\text{rr}}$	Reverse Recovery Charge		--	95	--	nC


**NOTE:**

- (1) Repetitive rating; pulse width limited by max junction temperature.
- (2) Limited by  $T_{J\text{max}}$ , starting  $T_j = 25^\circ\text{C}$ ,  $L = 0.5\text{mH}$ ,  $R_g = 25\Omega$ ,  $I_{AS} = 10\text{A}$ ,  $V_{GS} = 10\text{V}$ . Part not recommended for use above this value
- (3) The power dissipation  $P_{DSM}$  is based on  $R_{\theta JA}$  and the maximum allowed junction temperature of  $150^\circ\text{C}$ .
- (4) Pulse width  $\leq 300\mu\text{s}$ ; duty cycles  $\leq 2\%$ .


## Typical Characteristics




**Fig1.** Typical Output Characteristics




**Fig2.**  $V_{GS(TH)}$  Gate -Source Voltage Vs. $T_j$




**Fig3.** Typical Transfer Characteristics



**Fig4.** Normalized On-Resistance Vs.  $T_j$




**Fig5.** Typical Source-Drain Diode Forward Voltage




**Fig6.** Maximum Safe Operating Area


## Typical Characteristics




**Fig7.** Typical Capacitance Vs.Drain-Source Voltage




**Fig8.** Typical Gate Charge Vs.Gate-Source Voltage




**Fig9.** Normalized Maximum Transient Thermal Impedance



**Fig10.** Unclamped Inductive Test Circuit and waveforms



**Fig11.** Switching Time Test Circuit and waveforms

**Marking Information**

1st line: Vergiga Code (Vs), Vergiga Logo

2nd line: Part Number (3618AD)

3rd line: Date code (XXXYWW)


XXX: Wafer Lot Number

Y: Year Code , refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

## TO-252 Package Outline Data



Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
<b>A</b>	2.20	2.30	2.38
<b>A<sub>1</sub></b>	0.46	0.50	0.63
<b>b</b>	0.64	0.76	0.89
<b>b<sub>1</sub></b>	0.77	0.85	1.14
<b>b<sub>2</sub></b>	5.00	5.33	5.46
<b>c</b>	0.458	0.508	0.558
<b>D<sub>1</sub></b>	5.98	6.10	6.223
<b>D<sub>2</sub></b>	5.21	--	--
<b>E</b>	6.40	6.60	6.731
<b>E<sub>1</sub></b>	4.40	--	--
<b>e</b>	2.286 BSC		
<b>e<sub>1</sub></b>	--	4.57	--
<b>H<sub>b</sub></b>	9.40	10.00	10.40
<b>L</b>	2.743 REF		
<b>L<sub>1</sub></b>	1.40	1.52	1.77
<b>L<sub>2</sub></b>	0.50	0.80	1.01
<b>w</b>	--	0.20	--
<b>y</b>	--	--	0.20

### Notes:

- Refer to JEDEC TO-252 variation AA
- Dimension "E" does NOT include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.1524mm per side.
- Dimension "D<sub>1</sub>" does NOT include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.1524mm per end.

## Customer Service

### Sales and Service:

[sales@vgsemi.com](mailto:sales@vgsemi.com)

**Vergiga Semiconductor CO., LTD**

**TEL:** (86-755) -26902410

**FAX:** (86-755) -26907027

**WEB:** [www.vgsemi.com](http://www.vgsemi.com)