



Features

- N-Channel, 5V Logic Level Control
- Enhancement mode
- Very low on-resistance $R_{DS(on)}$ @ $V_{GS}=4.5\text{ V}$
- Fast Switching
- 100% Avalanche test
- Pb-free lead plating; RoHS compliant


Halogen-Free

Part ID	Package Type	Marking	Packing
VS3618AD	TO-252	3618AD	2500pcs/Reel

V_{DS}	30	V
$R_{DS(on),TYP@ V_{GS}=10\text{ V}}$	5.8	m Ω
$R_{DS(on),TYP@ V_{GS}=4.5\text{ V}}$	9	m Ω
I_D	70	A

TO-252


Maximum ratings, at $T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage	30	V
V_{GS}	Gate-Source voltage	± 20	V
I_S	Diode continuous forward current	$T_C = 25^\circ\text{C}$	70 A
I_D	Continuous drain current @ $V_{GS}=10\text{V}$	$T_C = 25^\circ\text{C}$	70 A
		$T_C = 100^\circ\text{C}$	50 A
I_{DSM}	Continuous drain current @ $V_{GS}=10\text{V}$	$T_A = 25^\circ\text{C}$	11 A
		$T_A = 70^\circ\text{C}$	9 A
I_{DM}	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$	280 A
EAS	Avalanche energy, single pulsed ②	36	mJ
P_D	Maximum power dissipation	$T_C = 25^\circ\text{C}$	48 W
P_{DSM}	Maximum power dissipation ③	$T_A = 25^\circ\text{C}$	1.3 W
T_{STG}, T_J	Storage and Junction Temperature Range	-55 to 175	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	3.1	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	100	$^\circ\text{C/W}$

Typical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T_j=25°C (unless otherwise stated)						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	30	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V	--	--	0.1	μA
	Zero Gate Voltage Drain Current(T _j =125°C)	V _{DS} =30V, V _{GS} =0V	--	--	100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V, V _{DS} =0V	--	--	±100	nA
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	1.3	1.8	2.4	V
R _{DS(ON)}	Drain-Source On-State Resistance ^④	V _{GS} =10V, I _D =20A	--	5.8	7	mΩ
R _{DS(ON)}	Drain-Source On-State Resistance ^④	V _{GS} =4.5V, I _D =15A	--	9	11	mΩ
Dynamic Electrical Characteristics @ T_j = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz	900	1110	1300	pF
C _{oss}	Output Capacitance		100	180	280	pF
C _{rss}	Reverse Transfer Capacitance		80	130	200	pF
R _g	Gate Resistance	f=1MHz	--	1.9	--	Ω
Q _g (10V)	Total Gate Charge	V _{DS} =15V, I _D =15A, V _{GS} =10V	--	23	--	nC
Q _g (4.5V)	Total Gate Charge		--	17	--	nC
Q _{gs}	Gate-Source Charge		--	6.2	--	nC
Q _{gd}	Gate-Drain Charge		--	8.9	--	nC
Switching Characteristics						
t _{d(on)}	Turn-on Delay Time	V _{DD} =15V, I _D =15A, R _G =6.8Ω, V _{GS} =10V	--	14	--	ns
t _r	Turn-on Rise Time		--	27	--	ns
t _{d(off)}	Turn-Off Delay Time		--	65	--	ns
t _f	Turn-Off Fall Time		--	19	--	ns
Source- Drain Diode Characteristics@ T_j = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =20A, V _{GS} =0V	--	0.85	1.2	V
t _{rr}	Reverse Recovery Time	T _j =25°C, I _{sd} =15A, V _{GS} =0V	--	31	--	ns
Q _{rr}	Reverse Recovery Charge	di/dt=100A/μs	--	95	--	nC

NOTE:

- ① Repetitive rating; pulse width limited by max junction temperature.
- ② Limited by T_{Jmax}, starting T_J = 25°C, L = 0.5mH, R_G = 25Ω, I_{AS} = 10A, V_{GS} = 10V. Part not recommended for use above this value
- ③ The power dissipation P_{DSM} is based on R_{θJA} and the maximum allowed junction temperature of 150°C.
- ④ Pulse width ≤ 300μs; duty cycles ≤ 2%.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. $V_{GS(TH)}$ Gate -Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Normalized On-Resistance Vs. T_j




Fig5. Typical Source-Drain Diode Forward Voltage




Fig6. Maximum Safe Operating Area

Typical Characteristics




Fig7. Typical Capacitance Vs.Drain-Source Voltage




Fig8. Typical Gate Charge Vs.Gate-Source Voltage




Fig9. Normalized Maximum Transient Thermal Impedance




Fig10. Unclamped Inductive Test Circuit and waveforms






Fig11. Switching Time Test Circuit and waveforms

Marking Information



- 1st line: Vergiga Code (Vs), Vergiga Logo
- 2nd line: Part Number (3618AD)
- 3rd line: Date code (XXXYWW)
 - XXX: Wafer Lot Number
 - Y: Year Code , refer to table below
 - WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

TO-252 Package Outline Data


Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	2.20	2.30	2.38
A₁	0.46	0.50	0.63
b	0.64	0.76	0.89
b₁	0.77	0.85	1.14
b₂	5.00	5.33	5.46
c	0.458	0.508	0.558
D₁	5.98	6.10	6.223
D₂	5.21	--	--
E	6.40	6.60	6.731
E₁	4.40	--	--
e	2.286 BSC		
e₁	--	4.57	--
H_D	9.40	10.00	10.40
L	2.743 REF		
L₁	1.40	1.52	1.77
L₂	0.50	0.80	1.01
w	--	0.20	--
y	--	--	0.20

Notes:

1. Refer to JEDEC TO-252 variation AA
2. Dimension "E" does NOT include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.1524mm per side.
3. Dimension "D1" does NOT include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.1524mm per end.

Customer Service
Sales and Service:
sales@vgsemi.com
Vergiga Semiconductor CO., LTD
TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vgsemi.com