


N-Channel 30V (D-S) MOSFET , ESD Protected

GENERAL DESCRIPTION

The ME3424D is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION




FEATURES

- $R_{DS(ON)} \leq 28m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 42m\Omega @ V_{GS}=4.5V$
- ESD Protected
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Load Switch



Ordering Information: ME3424D (Pb-free)

ME3424D-G (Green product-Halogen free)

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current*	I_D	$T_A=25^\circ C$	5
		$T_A=70^\circ C$	4
Pulsed Drain Current	I_{DM}	20	A
Maximum Power Dissipation*	P_D	$T_A=25^\circ C$	1.1
		$T_A=70^\circ C$	0.7
Operating Junction Temperature	T_J	-55 to 150	$^\circ C$
Storage Temperature Range	T_{stg}	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	110	$^\circ C/W$

*The device mounted on 1in² FR4 board with 2 oz copper

N-Channel 30V (D-S) MOSFET , ESD Protected

Electrical Characteristics (TA=25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{BR(DSS)}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	30			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	1	1.5	3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±16V			±10	μA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V			1	μA
R _{DS(ON)}	Drain-Source On-Resistance ^a	V _{GS} =10V, I _D = 6.7A		23	28	mΩ
		V _{GS} =4.5V, I _D = 5.0A		32	42	
V _{SD}	Diode Forward Voltage	I _S =1.7A, V _{GS} =0V		0.8	1.2	V
DYNAMIC						
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHZ		370		pF
C _{oss}	Output Capacitance			68		
C _{rss}	Reverse Transfer Capacitance			21		
R _g	Gate Resistance	f=1MHZ		1.9		Ω
Q _g	Total Gate Charge	V _{DS} =15V, V _{GS} =10V, I _D =6.7A		12		nC
Q _g	Total Gate Charge	V _{DS} =15V, V _{GS} =4.5V, I _D =6.7A		5.7		
Q _{gs}	Gate-Source Charge			3.0		
Q _{gd}	Gate-Drain Charge			2.1		
t _{d(on)}	Turn-On Delay Time	V _{DD} =15V, R _L =15Ω I _D =1.0A, V _{GEN} =10V R _G =6Ω		9.2		ns
t _r	Turn-On Rise Time			13		
t _{d(off)}	Turn-Off Delay Time			33		
t _f	Turn-Off Fall Time			3.7		

Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.





N-Channel 30V (D-S) MOSFET , ESD Protected

Typical Characteristics (T_J = 25°C Noted)






N-Channel 30V (D-S) MOSFET , ESD Protected

Typical Characteristics (T_J = 25°C Noted)



TSOP-6 Package Outline



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	0.90	1.20
A1	0.01	0.10
A2	0.90	1.15
b	0.25	0.50
C	0.10	0.20
D	2.80	3.10
E	2.60	3.00
E1	1.50	1.70
e	0.95 BSC	
e1	1.90 BSC	
L	0.30	0.60