

HD5N65 / HU5N65

650V N-Channel MOSFET

FEATURES


- ❑ Originative New Design
- ❑ Superior Avalanche Rugged Technology
- ❑ Robust Gate Oxide Technology
- ❑ Very Low Intrinsic Capacitances
- ❑ Excellent Switching Characteristics
- ❑ Unrivalled Gate Charge : 10.5 nC (Typ.)
- ❑ Extended Safe Operating Area
- ❑ Lower $R_{DS(ON)}$: 2.1 Ω (Typ.) @ $V_{GS}=10V$
- ❑ 100% Avalanche Tested

$$BV_{DSS} = 650 V$$

$$R_{DS(on) typ} = 2.1 \Omega$$

$$I_D = 5 A$$

D²-PAK I²-PAK

HD5N60 HU5N60
1.Gate 2. Drain 3. Source


Absolute Maximum Ratings $T_C=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Value	Units
V_{DSS}	Drain-Source Voltage	650	V
I_D	Drain Current – Continuous ($T_C = 25^\circ\text{C}$)	5	A
	Drain Current – Continuous ($T_C = 100^\circ\text{C}$)	2.6	A
I_{DM}	Drain Current – Pulsed (Note 1)	18	A
V_{GS}	Gate-Source Voltage	± 30	V
E_{AS}	Single Pulsed Avalanche Energy (Note 2)	210	mJ
I_{AR}	Avalanche Current (Note 1)	5	A
E_{AR}	Repetitive Avalanche Energy (Note 1)	10	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	4.5	V/ns
P_D	Power Dissipation ($T_A = 25^\circ\text{C}$) *	3.13	W
	Power Dissipation ($T_C = 25^\circ\text{C}$)	100	W
	- Derate above 25°C	0.8	W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	$^\circ\text{C}$

Thermal Resistance Characteristics

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	--	1.25	$^\circ\text{C/W}$
$R_{\theta JA}$	Junction-to-Ambient*	--	40	
$R_{\theta A}$	Junction-to-Ambient	--	62.5	

* When mounted on the minimum pad size recommended (PCB Mount)

Electrical Characteristics $T_C=25\text{ }^{\circ}\text{C}$ unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

On Characteristics

V_{GS}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$	2.5	--	4.5	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS} = 10\text{ V}, I_D = 2.25\text{ A}$	--	2.1	2.4	Ω

Off Characteristics

BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$	650	--	--	V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250\text{ }\mu\text{A}$, Referenced to 25°C	--	0.6	--	$\text{V}/^{\circ}\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 600\text{ V}, V_{GS} = 0\text{ V}$	--	--	1	μA
		$V_{DS} = 480\text{ V}, T_C = 125^{\circ}\text{C}$	--	--	10	μA
I_{GSSF}	Gate-Body Leakage Current, Forward	$V_{GS} = 30\text{ V}, V_{DS} = 0\text{ V}$	--	--	100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -30\text{ V}, V_{DS} = 0\text{ V}$	--	--	-100	nA

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$	--	520	680	pF
C_{oss}	Output Capacitance		--	60	80	pF
C_{rss}	Reverse Transfer Capacitance		--	8.0	10.5	pF

Switching Characteristics

$t_{d(on)}$	Turn-On Time	$V_{DS} = 300\text{ V}, I_D = 4.5\text{ A},$ $R_G = 25\text{ }\Omega$ (Note 4,5)	--	11	33	ns
t_r	Turn-On Rise Time		--	45	90	ns
$t_{d(off)}$	Turn-Off Delay Time		--	40	88	ns
t_f	Turn-Off Fall Time		--	48	100	ns
Q_g	Total Gate Charge	$V_{DS} = 480\text{ V}, I_D = 4.5\text{ A},$ $V_{GS} = 10\text{ V}$ (Note 4,5)	--	10.5	13.5	nC
Q_{gs}	Gate-Source Charge		--	2.5	--	nC
Q_{gd}	Gate-Drain Charge		--	4.0	--	nC

Source-Drain Diode Maximum Ratings and Characteristics

I _S	Continuous Source-Drain Diode Forward Current		--	--	5	A
I _{SM}	Pulsed Source-Drain Diode Forward Current		--	--	18	
V _{SD}	Source-Drain Diode Forward Voltage	I _S = 4.5 A, V _{GS} = 0 V	--	--	1.4	V
trr	Reverse Recovery Time	I _S = 4.5 A, V _{GS} = 0 V di _F /dt = 100 A/μs (Note 4)	--	300	--	ns
Qrr	Reverse Recovery Charge		--	2.2	--	μC

Notes ;

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. $L=18.9\text{mH}, I_{AS}=4.5\text{A}, V_{DD}=50\text{V}, R_G=25\Omega$, Starting $T_J=25^{\circ}\text{C}$
3. $I_{SD}\leq 4.5\text{A}, di/dt\leq 200\text{A}/\mu\text{s}, V_{DD}\leq BV_{DSS}$, Starting $T_J=25\text{ }^{\circ}\text{C}$
4. Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
5. Essentially Independent of Operating Temperature

Typical Characteristics




Figure 1. On Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature




Figure 11. Transient Thermal Response Curve

Fig 12. Gate Charge Test Circuit & Waveform




Fig 13. Resistive Switching Test Circuit & Waveforms




Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms






Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms



Package Dimension

D²PAK

HD5N65_HU5N65

Technical drawing of a 3-pin connector. The drawing shows a top view and a side view. The top view shows a rectangular body with a central circular feature and three pins extending downwards. The side view shows the profile of the connector, including the pins. Dimensions are given in millimeters with tolerances. Key dimensions include: overall width 9.90 ± 0.20, overall height 13.08 ± 0.20, pin diameter 1.27 ± 0.10, pin length 10.08 ± 0.20, and pin spacing 2.54 TYP. A 45-degree chamfer is indicated on the pins.

