


Features


- Enhancement mode
- Very low on-resistance $R_{DS(on)}$ @ $V_{GS}=4.5\text{ V}$
- VitoMOS[®] II Technology
- 100% Avalanche test
- Pb-free lead plating; RoHS compliant



V_{DS}	100	V
$R_{DS(on),TYP@ V_{GS}=10\text{ V}}$	10	m Ω
$R_{DS(on),TYP@ V_{GS}=4.5\text{ V}}$	13.5	m Ω
I_D	65	A

TO-220AB


Part ID	Package Type	Marking	Packing
VST011N10MS-G	TO-220AB	011N10MG	50pcs/Tube



Maximum ratings, at $T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Rating	Unit	
$V_{(BR)DSS}$	Drain-Source breakdown voltage	100	V	
V_{GS}	Gate-Source voltage	± 20	V	
I_S	Diode continuous forward current	$T_C = 25^\circ\text{C}$	65	A
I_D	Continuous drain current @ $V_{GS}=10\text{V}$	$T_C = 25^\circ\text{C}$	65	A
		$T_C = 100^\circ\text{C}$	46	A
I_{DM}	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$	260	A
I_{DSM}	Continuous drain current @ $V_{GS}=10\text{V}$	$T_A = 25^\circ\text{C}$	10	A
		$T_A = 70^\circ\text{C}$	8	A
EAS	Avalanche energy, single pulsed ②	16	mJ	
P_D	Maximum power dissipation	$T_C = 25^\circ\text{C}$	86	W
P_{DSM}	Maximum power dissipation ③	$T_A = 25^\circ\text{C}$	2	W
T_{STG}, T_J	Storage and Junction Temperature Range	-55 to 175	$^\circ\text{C}$	

Thermal Characteristics







Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	1.75	2.1	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	75	$^\circ\text{C/W}$






Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T_j=25°C (unless otherwise stated)						
V _{BR(DSS)}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	100	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V	--	--	1	μA
	Zero Gate Voltage Drain Current(T _j =125°C)	V _{DS} =100V, V _{GS} =0V	--	--	100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V, V _{DS} =0V	--	--	±100	nA
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	1.4	1.8	2.5	V
R _{DS(ON)}	Drain-Source On-State Resistance ④	V _{GS} =10V, I _D =40A	--	10	13	mΩ
		T _j =100°C	--	13	--	mΩ
R _{DS(ON)}	Drain-Source On-State Resistance ④	V _{GS} =4.5V, I _D =25A	--	13.5	18	mΩ
Dynamic Electrical Characteristics @ T_j = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance	V _{DS} =30V, V _{GS} =0V, f=1MHz	1145	1525	2030	pF
C _{oss}	Output Capacitance		525	700	930	pF
C _{rss}	Reverse Transfer Capacitance		23	30	40	pF
R _g	Gate Resistance	f=1MHz	0.2	0.7	1.5	Ω
Q _g (10V)	Total Gate Charge	V _{DS} =50V, I _D =40A, V _{GS} =10V	--	25.5	34	nC
Q _g (4.5V)	Total Gate Charge		--	13	17	nC
Q _{gs}	Gate-Source Charge		--	5.5	7.3	nC
Q _{gd}	Gate-Drain Charge		--	5.3	8	nC
Switching Characteristics						
t _{d(on)}	Turn-on Delay Time	V _{DD} =50V, I _D =40A, R _G =3Ω, V _{GS} =10V	--	9	--	ns
t _r	Turn-on Rise Time		--	38	--	ns
t _{d(off)}	Turn-Off Delay Time		--	22	--	ns
t _f	Turn-Off Fall Time		--	44	--	ns
Source- Drain Diode Characteristics@ T_j = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =40A, V _{GS} =0V	--	0.9	1.2	V
t _{rr}	Reverse Recovery Time	T _j =25°C, I _{sd} =40A, V _{GS} =0V	--	40	80	ns
Q _{rr}	Reverse Recovery Charge	di/dt=100A/μs	--	32	64	nC


NOTE:

- ① Repetitive rating; pulse width limited by max junction temperature.
- ② Limited by T_{Jmax}, starting T_J = 25°C, L = 0.5mH, R_G = 25Ω, I_{AS} = 8A, V_{GS} = 10V. Part not recommended for use above this value
- ③ The power dissipation P_{DSM} is based on R_{θJA} and the maximum allowed junction temperature of 150°C.
- ④ Pulse width ≤ 380μs; duty cycle ≤ 2%.

Typical Characteristics

Fig1. Typical Output Characteristics

Fig2. V_{GS(TH)} Gate-Source Voltage Vs. T_J

Fig3. Typical Transfer Characteristics

Fig4. Normalized On-Resistance Vs. T_J

Fig5. Typical Source-Drain Diode Forward Voltage

Fig6. Maximum Safe Operating Area

Typical Characteristics

Fig7. Typical Capacitance Vs. Drain-Source Voltage

Fig8. Typical Gate Charge Vs. Gate-Source Voltage

Fig9. Normalized Maximum Transient Thermal Impedance

Fig10. Unclamped Inductive Test Circuit and waveforms

Fig11. Switching Time Test Circuit and waveforms

Marking Information



1st line: Vergiga Code (Vs), Vergiga Logo

2nd line: Part Number (011N10MG)


3rd line: Date code (XXXYWW)

XXX: Wafer Lot Number Code, code changed with Lot Number

Y: Year Code, refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

TO-220AB Package Outline Data


Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	4.30	4.52	4.70
A1	1.15	1.30	1.40
A2	2.20	2.40	2.60
b	0.70	0.80	1.00
b2	1.17	1.32	1.50
c	0.45	0.50	0.61
D	15.30	15.65	15.90
D1	9.00	9.20	9.40
DEP	0.05	0.10	0.25
E	9.66	9.90	10.28
E1	-	8.70	-
E2	9.80	10.00	10.20
$\phi P1$	1.40	1.50	1.60
e	2.54 BSC		
e1	5.08 BSC		
H1	6.40	6.50	6.80
L	12.70	-	14.27
L1	-	-	3.95
L2	2.40	2.50	2.60
ϕP	3.53	3.60	3.70
Q	2.70	2.80	2.90
$\theta1$	5 °	7 °	9 °
$\theta2$	1 °	3 °	5 °

Notes:

1. Refer to JEDEC TO-220 variation AB
2. Dimension "D" and "E" do NOT include mold flash. Mold flash shall not exceed 0.127mm per side.

Customer Service
Sales and Service:
sales@vgsemi.com
Vergiga Semiconductor CO., LTD
TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vgsemi.com