


## Features

- Enhancement mode
- Very low on-resistance  $R_{DS(on)}$  @  $V_{GS}=4.5$  V
- VitoMOS® II Technology
- 100% Avalanche test
- Pb-free lead plating; RoHS compliant


$V_{DS}$	100	V
$R_{DS(on),TYP}$ @ $V_{GS}=10$ V	10	$\text{m}\Omega$
$R_{DS(on),TYP}$ @ $V_{GS}=4.5$ V	13.5	$\text{m}\Omega$
$I_D$	65	A

TO-220AB



Halogen-Free

Part ID	Package Type	Marking	Packing
VST011N10MS-G	TO-220AB	011N10MG	50pcs/Tube


**Maximum ratings, at  $T_A = 25^\circ\text{C}$ , unless otherwise specified**

Symbol	Parameter	Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage	100	V
$V_{GS}$	Gate-Source voltage	$\pm 20$	V
$I_S$	Diode continuous forward current	$T_C = 25^\circ\text{C}$	A
$I_D$	Continuous drain current @ $V_{GS}=10$ V	$T_C = 25^\circ\text{C}$	A
		$T_C = 100^\circ\text{C}$	A
$I_{DM}$	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$	A
$I_{DSM}$	Continuous drain current @ $V_{GS}=10$ V	$T_A = 25^\circ\text{C}$	A
		$T_A = 70^\circ\text{C}$	A
EAS	Avalanche energy, single pulsed ②	16	mJ
$P_D$	Maximum power dissipation	$T_C = 25^\circ\text{C}$	W
$P_{DSM}$	Maximum power dissipation ③	$T_A = 25^\circ\text{C}$	W
$T_{STG}, T_J$	Storage and Junction Temperature Range	-55 to 175	°C

## Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	1.75	2.1	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	75	°C/W


## Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>Static Electrical Characteristics @ <math>T_j=25^\circ\text{C}</math> (unless otherwise stated)</b>						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_D=250\mu\text{A}$	100	--	--	V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}}=100\text{V}, V_{\text{GS}}=0\text{V}$	--	--	1	$\mu\text{A}$
	Zero Gate Voltage Drain Current( $T_j=125^\circ\text{C}$ )	$V_{\text{DS}}=100\text{V}, V_{\text{GS}}=0\text{V}$	--	--	100	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Body Leakage Current	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	--	--	$\pm 100$	nA
$V_{\text{GS(TH)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_D=250\mu\text{A}$	1.4	1.8	2.5	V
$R_{\text{DS(ON)}}$	Drain-Source On-State Resistance ④	$V_{\text{GS}}=10\text{V}, I_D=40\text{A}$	--	10	13	$\text{m}\Omega$
		$T_j=100^\circ\text{C}$	--	13	--	$\text{m}\Omega$
$R_{\text{DS(ON)}}$	Drain-Source On-State Resistance ④	$V_{\text{GS}}=4.5\text{V}, I_D=25\text{A}$	--	13.5	18	$\text{m}\Omega$
<b>Dynamic Electrical Characteristics @ <math>T_j = 25^\circ\text{C}</math> (unless otherwise stated)</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}}=30\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$	1145	1525	2030	pF
$C_{\text{oss}}$	Output Capacitance		525	700	930	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance		23	30	40	pF
$R_a$	Gate Resistance	$f=1\text{MHz}$	0.2	0.7	1.5	$\Omega$
$Q_a(10\text{V})$	Total Gate Charge	$V_{\text{DS}}=50\text{V}, I_D=40\text{A}, V_{\text{GS}}=10\text{V}$	--	25.5	34	nC
$Q_a(4.5\text{V})$	Total Gate Charge		--	13	17	nC
$Q_{as}$	Gate-Source Charge		--	5.5	7.3	nC
$Q_{ad}$	Gate-Drain Charge		--	5.3	8	nC
<b>Switching Characteristics</b>						
$t_{\text{d(on)}}$	Turn-on Delay Time	$V_{\text{DD}}=50\text{V}, I_D=40\text{A}, R_G=3\Omega, V_{\text{GS}}=10\text{V}$	--	9	--	ns
$t_r$	Turn-on Rise Time		--	38	--	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time		--	22	--	ns
$t_f$	Turn-Off Fall Time		--	44	--	ns
<b>Source- Drain Diode Characteristics@ <math>T_j = 25^\circ\text{C}</math> (unless otherwise stated)</b>						
$V_{\text{SD}}$	Forward on voltage	$I_{\text{SD}}=40\text{A}, V_{\text{GS}}=0\text{V}$	--	0.9	1.2	V
$t_{\text{rr}}$	Reverse Recovery Time	$T_j=25^\circ\text{C}, I_{\text{sd}}=40\text{A}, V_{\text{GS}}=0\text{V}$	--	40	80	ns
$Q_{\text{rr}}$	Reverse Recovery Charge		--	32	64	nC


NOTE:

- ① Repetitive rating; pulse width limited by max junction temperature.
- ② Limited by  $T_{j\text{max}}$ , starting  $T_j = 25^\circ\text{C}$ ,  $L = 0.5\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 8\text{A}$ ,  $V_{GS} = 10\text{V}$ . Part not recommended for use above this value
- ③ The power dissipation  $P_{DSM}$  is based on  $R_{\theta\text{JA}}$  and the maximum allowed junction temperature of  $150^\circ\text{C}$ .
- ④ Pulse width  $\leq 380\mu\text{s}$ ; duty cycle  $\leq 2\%$ .


### Typical Characteristics




**Fig1.** Typical Output Characteristics




**Fig2.**  $V_{GS(TH)}$  Gate -Source Voltage Vs.  $T_j$




**Fig3.** Typical Transfer Characteristics



**Fig4.** Normalized On-Resistance Vs.  $T_j$



**Fig5.** Typical Source-Drain Diode Forward Voltage



**Fig6.** Maximum Safe Operating Area

## Typical Characteristics




Fig7. Typical Capacitance Vs. Drain-Source Voltage




Fig8. Typical Gate Charge Vs. Gate-Source Voltage




Fig9. Normalized Maximum Transient Thermal Impedance




Fig10. Unclamped Inductive Test Circuit and waveforms





Fig11. Switching Time Test Circuit and waveforms




### Marking Information



1st line: Vergiga Code (Vs), Vergiga Logo  
 2nd line: Part Number (011N10MG)  
 3rd line: Date code (XXXYWW)  
     XXX: Wafer Lot Number Code, code changed with Lot Number  
     Y: Year Code , refer to table below  
     WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

## TO-220AB Package Outline Data



Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
<b>A</b>	4.30	4.52	4.70
<b>A1</b>	1.15	1.30	1.40
<b>A2</b>	2.20	2.40	2.60
<b>b</b>	0.70	0.80	1.00
<b>b2</b>	1.17	1.32	1.50
<b>c</b>	0.45	0.50	0.61
<b>D</b>	15.30	15.65	15.90
<b>D1</b>	9.00	9.20	9.40
<b>DEP</b>	0.05	0.10	0.25
<b>E</b>	9.66	9.90	10.28
<b>E1</b>	-	8.70	-
<b>E2</b>	9.80	10.00	10.20
$\phi P1$	1.40	1.50	1.60
<b>e</b>	2.54 BSC		
<b>e1</b>	5.08 BSC		
<b>H1</b>	6.40	6.50	6.80
<b>L</b>	12.70	-	14.27
<b>L1</b>	-	-	3.95
<b>L2</b>	2.40	2.50	2.60
$\phi P$	3.53	3.60	3.70
<b>Q</b>	2.70	2.80	2.90
$\theta 1$	5 °	7 °	9 °
$\theta 2$	1 °	3 °	5 °

### Notes:

1. Refer to JEDEC TO-220 variation AB
2. Dimension "D" and "E" do NOT include mold flash. Mold flash shall not exceed 0.127mm per side.

## Customer Service

### Sales and Service:

[sales@vgsemi.com](mailto:sales@vgsemi.com)

**Vergiga Semiconductor CO., LTD**

**TEL:** (86-755) -26902410

**FAX:** (86-755) -26907027

**WEB:** [www.vgsemi.com](http://www.vgsemi.com)