


# N-Channel Enhancement Mode Field Effect Transistor

## RC50N03D5

### Product Summary

- $V_{DS}$  30V
- $I_D$  50A
- $R_{DS(ON)}$  (at  $V_{GS}=10V$ )  $<8 \text{ mohm}$
- $R_{DS(ON)}$  (at  $V_{GS}=4.5V$ )  $<13 \text{ mohm}$

PDFN 5X6





### General Description

- Trench Power LV MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low  $R_{DS(ON)}$

### Applications

- High current load applications
- Load switching
- Hard switched and high frequency circuits
- Uninterruptible power supply



### ■ Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-source Voltage	$V_{DS}$	30	V
Gate-source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current  $T_C=25^\circ\text{C}$	$I_D$	50	A
$T_C=100^\circ\text{C}$		35	
Pulsed Drain Current <sup>A</sup>	$I_{DM}$	190	A
Total Power Dissipation  $T_C=25^\circ\text{C}$	$P_D$	42	W
$T_C=100^\circ\text{C}$		21	W
Single Pulse Avalanche Energy <sup>B</sup>	$E_{AS}$	225	mJ
Thermal Resistance Junction-to-Case <sup>C</sup>	$R_{\theta JC}$	3.6	$^\circ\text{C} / \text{W}$
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55~+175	$^\circ\text{C}$

### ■ Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
RC50N03D5	F1	50N03	5000	10000	100000	13" reel

## ■ Electrical Characteristics ( $T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	30			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}}=30\text{V}, V_{\text{GS}}=0\text{V}$			1	$\mu\text{A}$
Gate-Body Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}= \pm 20\text{V}, V_{\text{DS}}=0\text{V}$			$\pm 100$	nA
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.0	1.5	2.5	V
Static Drain-Source On-Resistance	$R_{\text{DS(ON)}}$	$V_{\text{GS}}= 10\text{V}, I_{\text{D}}=15\text{A}$		7	8.5	$\text{m}\Omega$
		$V_{\text{GS}}= 4.5\text{V}, I_{\text{D}}=15\text{A}$		10	13	
Diode Forward Voltage	$V_{\text{SD}}$	$I_{\text{S}}=20\text{A}, V_{\text{GS}}=0\text{V}$			1.2	V
Maximum Body-Diode Continuous Current	$I_{\text{S}}$				50	A
<b>Dynamic Parameters</b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}}=15\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$		2504		$\text{pF}$
Output Capacitance	$C_{\text{oss}}$			323		
Reverse Transfer Capacitance	$C_{\text{rss}}$			283		
Gate resistance	$R_g$	$F= 1\text{MHz}$			3	$\Omega$
<b>Switching Parameters</b>						
Total Gate Charge	$Q_g$	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=15\text{V}, I_{\text{D}}=20\text{A}$		54		$\text{nC}$
Gate-Source Charge	$Q_{\text{gs}}$			26		
Gate-Drain Charge	$Q_{\text{gd}}$			8.5		
Reverse Recovery Charge	$Q_{\text{rr}}$	$I_F=15\text{A}, dI/dt=100\text{A/us}$		10.2		$\text{ns}$
Reverse Recovery Time	$t_{\text{rr}}$			15		
Turn-on Delay Time	$t_{\text{D(on)}}$			11		
Turn-on Rise Time	$t_r$	$V_{\text{GS}}=10\text{V}, V_{\text{DD}}=20\text{V}, I_{\text{D}}=2\text{A}$ $R_{\text{GEN}}=3\Omega$		20		$\text{ns}$
Turn-off Delay Time	$t_{\text{D(off)}}$			41		
Turn-off fall Time	$t_f$			25		

A. Pulse Test: Pulse Width  $\leq 300\text{us}$ , Duty cycle  $\leq 2\%$ .

B.  $R_{\theta JA}$  is the sum of the junction-to-Case and Case-to-ambient thermal resistance, where the Case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design, while  $R_{\theta JA}$  is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.

## ■ Typical Performance Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge

## N-Channel Enhancement Mode Field Effect Transistor

### RC50N03D5




Figure 7. Safe Operation Area




Figure 8. Maximum Continuous Drain Current vs Case Temperature








Figure 9. Normalized Maximum Transient Thermal Impedance

# N-Channel Enhancement Mode Field Effect Transistor



## RC50N03D5





Resistive Switching Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms



Gate Charge Test Circuit & Waveform



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms

# N-Channel Enhancement Mode Field Effect Transistor

## RC50N03D5

### ■PDFN5X6 Package information

