

# **DDR4 SDRAM**

# RS256M16ZADD-75DT- 32 Meg x 16 x 8 Banks

# RS512M8ZADD-75DT-64 Meg x 8 x 8 Banks

#### **Features**

- $V_{DD} = V_{DDQ} = 1.2V \pm 60 mV$
- $V_{PP} = 2.5V, -125mV/+250mV$
- On-die, internal, adjustable V<sub>REFDO</sub> generation
- 1.2V pseudo open-drain I/O
- TC of 0°C to 95°C
  - 64ms, 8192-cycle refresh at 0°C to 85°C
  - 32ms at 85°C to 95°C
- TC of 0°C to 95°C
- 16 internal banks (x4, x8): 4 groups of 4 banks each
- 8 internal banks (x16): 2 groups of 4 banks each
- · 8n-bit prefetch architecture
- Programmable data strobe preambles
- · Data strobe preamble training
- Command/Address latency (CAL)
- · Multipurpose register READ and WRITE capability
- · Write and read leveling
- Self refresh mode
- Low-power auto self refresh (LPASR)
- Temperature controlled refresh (TCR)
- Fine granularity refresh
- Self refresh abort
- Maximum power saving
- · Output driver calibration
- Nominal, park, and dynamic on-die termination (ODT)
- · Data bus inversion (DBI) for data bus
- Command/Address (CA) parity
- Databus write cyclic redundancy check (CRC)
- Per-DRAM addressability
- Connectivity test (x16)
- Post package repair (PPR) and soft post package repair (sPPR) modes
- JEDEC JESD-79-4 compliant

#### **Options**

- RaysonMemory
- Configuration
- 1 Gig x 4
- 512 Meg x 8
- 256 Meg x 16
- Product Code
  - DDR4
- Density
- 4 Gigabyte
- Voltage/Refresh
- 1.5V/8k refresh
- FBGA package (Pb-free) x4, x8
  - 78-ball (7.5mm x 11mm)
  - 78-ball (8mm x 12mm)
  - 78-ball (9mm x 10.5mm)
  - 78-ball (9mm x 11.5mm)
  - 78-ball (9mm x 13.2mm)
- FBGA package (Pb-free) x16
  - 96-ball (9mm x 14mm), rev A
  - 96-ball (9mm x 14mm), rev B
- 96-ball (7.5mm x 13.5mm) rev E, F
- Timing cycle time
  - 0.750ns @ CL = 18 (DDR4-2666)
  - 0.833ns @ CL = 16 (DDR4-2400)
  - 0.833ns @ CL = 17 (DDR4-2400)
  - 0.937ns @ CL = 15 (DDR4-2133)
  - 0.937ns @ CL = 16 (DDR4-2133)
  - 0.937ns @ CL = 16 (DDR4-2133)
  - 0.937ns @ CL = 16 (DDR4-2133)
- Operating temperature
- Commercial ( $0^{\circ} \le T_C \le 95^{\circ}C$ )



**Table 1: Key Timing Parameters** 

Speed Grade	Data Rate (MT/s)	Target <sup>t</sup> RCD- <sup>t</sup> RP-CL	<sup>t</sup> RCD (ns)	<sup>t</sup> RP (ns)	CL (ns)
-075E <sup>1, 2, 3, 4</sup>	2666	18-18-18	13.5	13.5	13.5
-083E <sup>1, 2, 3, 4</sup>	2400	16-16-16	13.32	13.32	13.32
-083 <sup>1, 2, 3, 4</sup>	2400	17-17-17	14.16	14.16	14.16
-093F <sup>1, 2, 3</sup>	2133	14-14-14	13.13	13.13	13.13
-093E <sup>1, 2</sup>	2133	15-15-15	14.06	14.06	14.06
-093 <sup>1, 2</sup>	2133	16-16-16	15	15	15
-107E <sup>1</sup>	1866	13-13-13	13.92	13.92	13.92

Notes: 1. Backward compatible to 1600, CL = 11 (-125E).

- 2. Backward compatible to 1866, CL = 13 (-107E).
- 3. Backward compatible to 2133, CL = 15 (-2133).
- 4. Backward compatible to 2133, CL = 14 (-2133).

Table 2: Addressing

Parameter	1 Gig × 4	512 Meg × 8	256 Meg × 16
Number of bank groups	4	4	2
Bank group address	BG[1:0]	BG[1:0]	BG0
Bank count per group	4	4	4
Bank address in bank group	BA[1:0]	BA[1:0]	BA[1:0]
Row addressing	64K (A[15:0])	32K (A[15:0])	32K (A[14:0])
Column addressing	1K (A[9:0])	1K (A[9:0])	1K (A[9:0])
Page size <sup>1</sup>	512B / 1KB <sup>2</sup>	1KB	2KB


Notes: 1. Page size is per bank, calculated as follows:

Page size = 2<sup>COLBITS</sup> x ORG/8, where COLBIT = the number of column address bits and ORG

= the number of DQ bits.

2. Die revision dependent.

## **Ordering Information**



#### **Table of Contents**

Features	1
General Notes and Description	14
Description	14
General Notes	14
Definitions of the Device-Pin Signal Level	15
Definitions of the Bus Signal Level	15
Ball Assignments	16
Ball Descriptions	18
Package Dimensions	21
State Diagram	23
Functional Description	
RESET and Initialization Procedure	26
Power-Up and Initialization Sequence	26
RESET Initialization with Stable Power Sequence	29
Uncontrolled Power-Down Sequence	30
Programming Mode Registers	
Mode Register 0	33
Burst, Length, Type, and Order	
CAS Latency	35
Test Mode	35
Write Recovery(WR)/READ-to-PRECHARGE	36
DLL RESET	
Mode Register 1	
DLL Enable/DLL Disable	
Output Driver Impedance Control	
ODT R TT(NOM) Values	
Additive Latency	
Write Leveling	
Output Disable	
Termination Data Strobe	
Mode Register 2	
CAS WRITE Latency	
Low-Power Auto Self Refresh	42
Dynamic ODT	
Write Cyclic Redundancy Check Data Bus	
Target Row Refresh Mode	
Mode Register 3	
Multipurpose Register	
WRITE Command Latency When CRC/DM is Enabled	
Fine Granularity Refresh Mode	
Temperature Sensor Status	
Per-DRAM Addressability	
Gear-Down Mode	
Mode Register 4	
Post Package Repair Mode	
Soft Post Package Repair Mode	
WRITE Preamble	
READ Preamble	
READ Preamble Training	
Temperature-Controlled Refresh	
Command Address Latency	49

Internal V <sub>REF</sub> Monitor	49
Maximum Power Savings Mode	49
Mode Register 5	
Data Bus Inversion	51
Data Mask	
CA Parity Persistent Error Mode	52
ODT Input Buffer for Power-Down	52
CA Parity Error Status	
CRC Error Status	
CA Parity Latency Mode	
Mode Register 6	
<sup>t</sup> CCD_L Programming	
V <sub>REFDQ</sub> Calibration Enable	
V <sub>REFDQ</sub> Calibration Range	
V REFDQ Calibration Value	
Truth Tables	
NOP Command	
DESELECT Command	
DLL-Off Mode	
DLL-On/Off Switching Procedures	60
DLL Switch Sequence from DLL-On to DLL-Off	
DLL-Off to DLL-On Procedure	
Input Clock Frequency Change	
Write Leveling	
DRAM Setting for Write Leveling and DRAM TERMINATION Function in that Mode	
Procedure Description	
Write-Leveling Mode Exit	
Command Address Latency	69
Low-Power Auto Self Refresh Mode	
Manual Self Refresh Mode	
Multipurpose Register	
MPR Reads	
MPR Readout Format	
MPR Readout Serial Format	
MPR Readout Parallel Format	
MPR Readout Staggered Format	
MPR READ Waveforms	
MPR Writes	
MPR WRITE Waveforms	
MPR REFRESH Waveforms	
Gear-Down Mode	
Maximum Power-Saving Mode	
Maximum Power-Saving Mode Entry	
Maximum Power-Saving Mode Entry in PDA	
CKE Transition During Maximum Power-Saving Mode	
Maximum Power-Saving Mode Exit	
Command/Address Parity	
Per-DRAM Addressability	
V <sub>REFDQ</sub> Calibration	103
V <sub>REFDQ</sub> Range and Levels	
V <sub>REFDQ</sub> Step Size	104
V <sub>REFDQ</sub> Increment and Decrement Timing	105
V <sub>REFDQ</sub> Tårget Settings	109

Connectivity Test Mode	
Pin Mapping	
Minimum Terms Definition for Logic Equations	
Logic Equations for a x4 Device, When Supported	
Logic Equations for a x8 Device, When Supported	
Logic Equations for a x16 Device	
CT Input Timing Requirements	
Post Package Repair and Soft Post Package Repair	
Post Package Repair	
PPR Row Repair	
PPR Row Repair - Entry	
PR Row Repair - WRA Initiated (REF Commands Allowed)	
PPR Row Repair – WR Initiated (REF Commands NOT Allowed)	
sPPR Row Repair	
PPR/sPPR Support Identifier	
Target Row Refresh Mode	
ACTIVATE command	121
PRECHARGE Command	
REFRESH Command	
Temperature-Controlled Refresh Mode	
TCR Mode – Normal Temperature Range	
TCR Mode – Extended Temperature Range	
Fine Granularity Refresh Mode	
Mode Register and Command Truth Table	
<sup>t</sup> REFI and <sup>t</sup> RFC Parameters	
Changing Refresh Rate	
Usage with TCR Mode	
Self Refresh Entry and Exit	
SELF REFRESH Operation	
Self Refresh Abort	
Self Refresh Exit with NOP Command	
Power-Down Mode	
Power-Down Clarifications - Case 1	
Power-Down Entry, Exit Timing with CAL	
ODT Input Buffer Disable Mode for Power-Down	
CRC Write Data Feature	
CRC Write Data	
WRITE CRC DATA Operation	
DBI_n and CRC Both Enabled	
DM_n and CRC Both Enabled	
DM_n and DBI_n Conflict During Writes with CRC Enabled	
CRC and Write Preamble Restrictions	
CRC Simultaneous Operation Restrictions	
CRC Polynomial	
CRC Combinatorial Logic Equations	
Burst Ordering for BL8	
CRC Data Bit Mapping	
CRC Enabled With BC4	
CRC with BC4 Data Bit Mapping.	
CRC Equations for x8 Device in BC4 Mode with A2 = 0 and A2 = 1	
CRC Error Handling	
CRC Write Data Flow Diagram	
Data Bus Inversion	157

	1 5 77
DBI During a WRITE Operation	
DBI During a READ Operation	
Data Mask	
Programmable Preamble Modes and DQS Postambles	
WRITE Preamble Mode	
READ Preamble Mode	
READ Preamble Training	
WRITE Postamble	
READ Postamble	
Bank Access Operation	
READ Operation	.170
Read Timing Definitions	
Read Timing - Clock-to-Data Strobe Relationship	.171
Read Timing – Data Strobe-to-Data Relationship	
<sup>t</sup> LZ(DQS), <sup>t</sup> LZ(DQ), <sup>t</sup> HZ(DQS), and <sup>t</sup> HZ(DQ) Calculations	.173
<sup>t</sup> RPRE Calculation	.175
<sup>t</sup> RPST Calculation	.176
READ Burst Operation	
READ Operation Followed by Another READ Operation	
READ Operation Followed by WRITE Operation	
READ Operation Followed by PRECHARGE Operation	
READ Operation with Read Data Bus Inversion (DBI)	
READ Operation with Command/Address Parity (CA Parity)	
READ Followed by WRITE with CRC Enabled	
READ Operation with Command/Address Latency (CAL) Enabled	
WRITE Operation	
Write Timing Definitions	
Write Timing - Clock-to-Data Strobe Relationship	
Write Timing - Data Strobe-to-Data Relationship	
WRITE Burst Operation	
WRITE Operation Followed by Another WRITE Operation	
WRITE Operation Followed by Ariother WRITE Operation	
WRITE Operation Followed by PRECHARGE Operation	
WRITE Operation with WRITE DBI Enabled	
WRITE Operation with CA Parity Enabled	
WRITE Operation with Write CRC Enabled	
Write Timing Violations	
Motivation	
Data Setup and Hold Violations	
Strobe-to-Strobe and Strobe-to-Clock Violations	
ZQ CALIBRATION Commands	
On-Die Termination	
ODT Mode Register and ODT State Table	
ODT Read Disable State Table	
Synchronous ODT Mode	
ODT Latency and Posted ODT	
Timing Parameters	
ODT During Reads	
Dynamic ODT	
Functional Description	
Asynchronous ODT Mode	
Electrical Specifications	
Absolute Ratings	.234

DRAM Component Operating Temperature Range	
Electrical Characteristics - AC and DC Operating Conditions	
Supply Operating Conditions	
Leakages	
V <sub>REFCA</sub> Supply	
V <sub>REFDO</sub> Supply and Calibration Ranges	
V <sub>REFDO</sub> Ranges	

# **List of Figures**

Figure 1:	78-Ball – x4, x8 Ball Assignments	16
Figure 2:	96-Ball FBGA – x16 Ball Assignments	
Figure 3:	78-Ball FBGA – x4, x8; "RAF"	21
Figure 4:		22
	Simplified State Diagram	
Figure 6:	RESET and initialization Sequence at Power-On Ramping	28
Figure 7:	RESET Procedure at Power Stable Ramping	20
	tMRD Timing	
	tMOD Timing.	
Figure 9.	DLL-Off Mode Read Timing Operation	51
Figure 10.	DLL Switch Sequence from DLL-On to DLL-Off	01
Figure 11:	DLL Switch Sequence from DLL-Off to DLL-On	01
	Write-Leveling Concept, Example 1	
Figure 14:	Write-Leveling Concept, Example 2	65
	Write-Leveling Sequence (DQS Capturing CK LOW at T1 and CK HIGH at T2)	
	Write-Leveling Exit	
Figure 17:	CAL Timing Definition.	69
Figure 18:	CAL Timing Example (Consecutive CS_n = LOW)	69
Figure 19:	CAL Enable Timing – <sup>t</sup> MOD_CAL	70
Figure 20:	<sup>t</sup> MOD_CAL, MRS to Valid Command Timing with CAL Enabled	70
	CAL Enabling MRS to Next MRS Command, MRD_CAL	
	<sup>t</sup> MRD_CAL, Mode Register Cycle Time with CAL Enabled	
Figure 23:	Consecutive READ BL8, CAL3, 1 <sup>t</sup> CK Preamable, Different Bank Group	72
Figure 24:	Consecutive READ BL8, CAL4, 1 <sup>t</sup> CK Preamable, Different Bank Group	72
Figure 25:	Auto Self Refresh Ranges	74
	MPR Block Diagram	
	MPR READ Timing	
	MPR Back-to-Back READ Timing	
	MPR READ-to-WRITE Timing	
Figure 30:	MPR WRITE and WRITE-to-READ Timing	84
Figure 31:	MPR Bank-to-Back WRITE Timing	84
	REFRESH Timing	
Figure 32.	READ-to-REFRESH Timing	25
Figure 33.	WRITE-to-REFRESH Timing	86
Figure 34.	Clock Mode Change from 1/2 Rate to 1/4 Rate (Initialization)	00
Figure 33.	Clock Mode Change After Exiting Self Refresh	00
Figure 30.	Commonion Between Com Down Pickle and Com Down English	00
Figure 37:	Comparison Between Gear-Down Disable and Gear-Down Enable	00
Figure 38:	Maximum Power-Saving Mode Entry	90
Figure 39:	Maximum Power-Saving Mode Entry with PDA	91
	Maintaining Maximum Power-Saving Mode with CKE Transition	
	Maximum Power-Saving Mode Exit	
	Command/Address Parity Operation	
	Command/Address Parity During Normal Operation	
Figure 44:	Persistent CA Parity Error Checking Operation	96
	CA Parity Error Checking – SRE Attempt	
Figure 46:	CA Parity Error Checking – SRX Attempt	97
Figure 47:	CA Parity Error Checking – PDE/PDX	97
Figure 48:	Parity Entry Timing Example – <sup>t</sup> MRD_PAR	98
Figure 49:	Parity Entry Timing Example – tMOD_PAR	98
Figure 50:	Parity Exit Timing Example – <sup>t</sup> MRD PAR	98
Figure 51:	Parity Exit Timing Example – <sup>t</sup> MOD_PAR	99
Figure 52:	CA Parity Flow Diagram	00
Figure 53:	PDA Operation Enabled, BL81	02
	PDA Operation Enabled, BC4	
	MRS PDA Exit.	
	V <sub>REEDO</sub> Voltage Range	

Figure 57: Example of V <sub>REF</sub> Set Tolerance and Step Size	105
Figure 58: V <sub>REFDQ</sub> Timing Diagram for V <sub>REF,time</sub> Parameter	106
Figure 59: V <sub>REFDO</sub> Training Mode Entry and Exit Timing Diagram	107
Figure 60: V <sub>REF</sub> Step: Single Step Size Increment Case	
Figure 61: V <sub>REF</sub> Step: Single Step Size Decrement Case	108
Figure 62: V <sub>REF</sub> Full Step: From V <sub>REF,min</sub> to V <sub>REF,max</sub> Case	108
Figure 63: $V_{RFF}$ Full Step: From $V_{RFF}$ max to $V_{RFF}$ min Case	108
Figure 64: V <sub>RFFDO</sub> Equivalent Circuit	109
Figure 65: Connectivity Test Mode Entry	113
Figure 66: PPR WRA – Entry	
Figure 67: PPR WRA – Repair and Exit	116
Figure 68: PPR WR – Entry	
Figure 69: PPR WR – Repair and Exit	117
Figure 70: sPPR – Entry, Repair, and Exit	
Figure 71: <sup>t</sup> RRD Timing	
Figure 72: <sup>t</sup> FAW Timing	
Figure 73: REFRESH Command Timing	
Figure 74: Postponing REFRESH Commands (Example)	123
Figure 75: Pulling In REFRESH Commands (Example)	123
Figure 76: TCR Mode Example 1	125
Figure 77: 4Gb with Fine Granularity Refresh Mode Example	120
Figure 78: OFT REFRESH Command Timing	
Figure 79: Self Refresh Entry/Exit Timing.	132
Figure 80: Self Refresh Entry/Exit Timing with CAL Mode	133
Figure 81: Self Refresh Abort	134
Figure 82: Self Refresh Exit with NOP Command.	
Figure 83: Active Power-Down Entry and Exit.	
Figure 84: Power-Down Entry After Read and Read with Auto Precharge	138
Figure 85: Power-Down Entry After Write and Write with Auto Precharge	138
Figure 86: Power-Down Entry After Write	
Figure 87: Precharge Power-Down Entry and Exit	
Figure 88: REFRESH Command to Power-Down Entry	140
Figure 89: Active Command to Power-Down Entry	140
Figure 90: PRECHARGE/PRECHARGE ALL Command to Power-Down Entry	141
Figure 91: MRS Command to Power-Down Entry	141
Figure 92: Power-Down Entry/Exit Clarifications – Case 1	142
Figure 93: Active Power-Down Entry and Exit Timing with CAL	143
Figure 94: REFRESH Command to Power-Down Entry with CAL	
Figure 95: ODT Power-Down Entry with ODT Buffer Disable Mode	
Figure 96: ODT Power-Down Exit with ODT Buffer Disable Mode	146
Figure 97: CRC Write Data Operation	
Figure 98: CRC Error Reporting	
Figure 99: <sup>t</sup> CK vs. 2 <sup>t</sup> CK WRITE Preamble Mode	160
Figure 100: <sup>t</sup> CK vs. 2 <sup>t</sup> CK WRITE Preamble Mode, <sup>t</sup> CCD = 4	161
Figure 101:1 <sup>t</sup> CK vs. 2 <sup>t</sup> CK WRITE Preamble Mode, <sup>t</sup> CCD = 5	169
Figure 101:1 <sup>t</sup> CK vs. 2 <sup>t</sup> CK WRITE Preamble Mode, <sup>t</sup> CCD = 5	102
Figure 103:1 tck vs. 2 tck wkf1E Freamble Mode.  Figure 103:1 tck vs. 2 tck wkf1E Freamble Mode	102
Figure 104:READ Preamble Training	
Figure 106: WRITE Postamble	
Figure 106:READ Postamble	105
Figure 107:Bank Group x4/x8 Block Diagram	166
Figure 108:READ Burst <sup>t</sup> CCD_S and <sup>t</sup> CCD_L Examples	167
Figure 109:Write Burst <sup>t</sup> CCD_S and <sup>t</sup> CCD_L Examples	168
Figure 110: <sup>t</sup> RRD Timing	168
Figure 111: WTR_S Timing (WRITE-to-READ, Different Bank Group, CRC and DM Disabled)	
Figure 112: <sup>t</sup> WTR_L Timing (WRITE-to-READ, Same Bank Group, CRC and DM Disabled)	169
Figure 113:Read Timing Definition	171

Figure 114:Clock-to-Data Strobe Relationship	172
Figure 115:Data Strobe-to-Data Relationship	173
Figure 116: <sup>t</sup> LZ and <sup>t</sup> HZ Method for Calculating Transitions and Endpoints	174
Figure 117: <sup>t</sup> RPRE Method for Calculating Transitions and Endpoints	175
Figure 118: <sup>t</sup> RPST Method for Calculating Transitions and Endpoints	176
Figure 119:READ Burst Operation, RL = 11 (AL = 0, CL = 11, BL8)	
Figure 120:READ Burst Operation, RL = 21 (AL = 10, CL = 11, BL8)	
Figure 121:Consecutive READ (BL8) with 1 <sup>t</sup> CK Preamble in Different Bank Group	179
Figure 122:Consecutive READ (BL8) with 2 <sup>t</sup> CK Preamble in Different Bank Group	179
Figure 123:Nonconsecutive READ (BL8) with 1 <sup>t</sup> CK Preamble in Same or Different Bank Group	180
Figure 124:Nonconsecutive READ (BL8) with 1 ck Freamble in Same or Different Bank Group	
Figure 125:READ (BC4) to READ (BC4) with 1 <sup>t</sup> CK Preamble in Different Bank Group	
Figure 120.READ (BC4) to READ (BC4) with 1 CK Freehible in Different Balik Group.	101
Figure 126:READ (BC4) to READ (BC4) with 2 <sup>t</sup> CK Preamble in Different Bank Group.	
Figure 127:READ (BL8) to READ (BC4) OTF with 1 <sup>t</sup> CK Preamble in Different Bank Group	
Figure 128:READ (BL8) to READ (BC4) OTF with 2 <sup>t</sup> CK Preamble in Different Bank Group	
Figure 129:READ (BC4) to READ (BL8) OTF with 1 <sup>t</sup> CK Preamble in Different Bank Group	
Figure 130:READ (BC4) to READ (BL8) OTF with 2 <sup>t</sup> CK Preamble in Different Bank Group	
Figure 131:READ (BL8) to WRITE (BL8) with 1 <sup>t</sup> CK Preamble in Same or Different Bank Group	184
Figure 132:READ (BL8) to WRITE (BL8) with 2 <sup>t</sup> CK Preamble in Same or Different Bank Group	184
Figure 133:READ (BC4) OTF to WRITE (BC4) OTF with 1 <sup>t</sup> CK Preamble in Same or Different Bank Group	
Figure 134:READ (BC4) OTF to WRITE (BC4) OTF with 2 <sup>t</sup> CK Preamble in Same or Different Bank Group	186
Figure 135:READ (BC4) Fixed to WRITE (BC4) Fixed with 1 <sup>t</sup> CK Preamble in Same or Different Bank Group	
Figure 136:READ (BC4) Fixed to WRITE (BC4) Fixed with 2 <sup>t</sup> CK Preamble in Same or Different Bank Group.	187
Figure 137:READ (BC4) to WRITE (BL8) OTF with 1 <sup>t</sup> CK Preamble in Same or Different Bank Group	187
Figure 138:READ (BC4) to WRITE (BL8) OTF with 2 <sup>t</sup> CK Preamble in Same or Different Bank Group	188
Figure 139:READ (BL8) to WRITE (BC4) OTF with 1 <sup>t</sup> CK Preamble in Same or Different Bank Group	189
Figure 140:READ (BL8) to WRITE (BC4) OTF with 2 <sup>t</sup> CK Preamble in Same or Different Bank Group	
Figure 141:READ to PRECHARGE with 1 <sup>t</sup> CK Preamble	190
Figure 142:READ to PRECHARGE with 2 <sup>t</sup> CK Preamble	191
Figure 143:READ to PRECHARGE with Additive Latency and 1 <sup>t</sup> CK Preamble	191
Figure 144:READ with Auto Precharge and 1 <sup>t</sup> CK Preamble	
Figure 145:READ with Auto Precharge, Additive Latency, and 1tCK Preamble	192
Figure 146:Consecutive READ (BL8) with 1 <sup>t</sup> CK Preamble and DBI in Different Bank Group	102
Figure 147:Consecutive READ (BL8) with 1 tCK Preamble and CA Parity in Different Bank Group	
Figure 148:READ (BL8) to WRITE (BL8) with 1 <sup>t</sup> CK Preamble and CA Parity in Same or Different Bank Group	104
Figure 149:READ (BL8) to WRITE (BL8 or BC4: OTF) with 1 <sup>t</sup> CK Preamble and Write CRC in Same or Different B	104 lank
Group Figure 150:READ (BC4: Fixed) to WRITE (BC4: Fixed) with 1 <sup>t</sup> CK Preamble and Write CRC in Same or Different	133 at
Bank Group	106
Figure 151:Consecutive READ (BL8) with CAL (3 <sup>t</sup> CK) and 1 <sup>t</sup> CK Preamble in Different Bank Group	100
Figure 152:Consecutive READ (BL8) with CAL (4 <sup>t</sup> CK) and 1 <sup>t</sup> CK Preamble in Different Bank Group	107
Figure 153:Write Timing Definition	
Figure 154:Rx Compliance Mask	200
Figure 155:V <sub>CENT_DQ</sub> V <sub>REFDQ</sub> Voltage Variation	200
Figure 156:Rx Mask DQ-to-DQS Timings	201
Figure 157:Rx Mask DQ-to-DQS DRAM-Based Timings	202
Figure 158:Example of Data Input Requirements Without Training	203
Figure 159:WRITE Burst Operation, WL = 9 (AL = 0, CWL = 9, BL8)	204
Figure 160:WRITE Burst Operation, WL = 19 (AL = 10, CWL = 9, BL8)	204
Figure 161:Consecutive WRITE (BL8) with 1 <sup>t</sup> CK Preamble in Different Bank Group	205
Figure 162:Consecutive WRITE (BL8) with 2 <sup>t</sup> CK Preamble in Different Bank Group	
	206
Figure 164:Nonconsecutive WRITE (BL8) with 2 <sup>t</sup> CK Preamble in Same or Different Bank Group	207
Figure 165:WRITE (BC4) OTF to WRITE (BC4) OTF with 1 <sup>t</sup> CK Preamble in Different Bank Group	207
Figure 166:WRITE (BC4) OTF to WRITE (BC4) OTF with 2 <sup>t</sup> CK Preamble in Different Bank Group	
Figure 167:WRITE (BC4) Fixed to WRITE (BC4) Fixed with 1 <sup>t</sup> CK Preamble in Different Bank Group	
Figure 168:WRITE (BL8) to WRITE (BC4) OTF with 1 <sup>t</sup> CK Preamble in Different Bank Group	209



Figure 169:WRITE (BC4) OTF to WRITE (BL8) with 1 <sup>t</sup> CK Preamble in Different Bank Group	210
Figure 170:WRITE (BL8) to READ (BL8) with 1tCK Preamble in Different Bank Group	.210
Figure 171:WRITE (BL8) to READ (BL8) with 1 <sup>t</sup> CK Preamble in Same Bank Group	.211
Figure 172:WRITE (BC4) OTF to READ (BC4) OTF with 1 <sup>t</sup> CK Preamble in Different Bank Group	
Figure 173:WRITE (BC4) OTF to READ (BC4) OTF with 1 <sup>t</sup> CK Preamble in Same Bank Group	.212
Figure 174:WRITE (BC4) Fixed to READ (BC4) Fixed with 1 <sup>t</sup> CK Preamble in Different Bank Group	
Figure 175:WRITE (BC4) Fixed to READ (BC4) Fixed with 1 <sup>t</sup> CK Preamble in Same Bank Group	.213
Figure 176:WRITE (BL8/BC4-OTF) to PRECHARGE with 1 <sup>t</sup> CK Preamble	.214
Figure 177:WRITE (BC4-Fixed) to PRECHARGE with 1 <sup>t</sup> CK Preamble	.214
Figure 178:WRITE (BL8/BC4-OTF) to Auto PRECHARGE with 1 <sup>t</sup> CK Preamble	.215
Figure 179:WRITE (BC4-Fixed) to Auto PRECHARGE with 1 <sup>t</sup> CK Preamble	
Figure 180:WRITE (BL8/BC4-OTF) with 1 <sup>t</sup> CK Preamble and DBI	
Figure 181:WRITE (BC4-Fixed) with 1 <sup>t</sup> CK Preamble and DBI	.216
Figure 182:Consecutive Write (BL8) with 1 <sup>t</sup> CK Preamble and CA Parity in Different Bank Group	.217
Figure 183:Consecutive WRITE (BL8/BC4-OTF) with 1tCK Preamble and Write CRC in Same or Different Ba	nk
Group	218
Figure 184:Consecutive WRITE (BC4-Fixed) with 1 <sup>t</sup> CK Preamble and Write CRC in Same or Different Bank G	roup
	219
Figure 185:Nonconsecutive WRITE (BL8/BC4-OTF) with 1 <sup>t</sup> CK Preamble and Write CRC in Same or Different I	Bank
GroupGroup	219
Figure 186:Nonconsecutive WRITE (BL8/BC4-OTF) with 2 <sup>t</sup> CK Preamble and Write CRC in Same or Different I	
Group	220
Figure 187:WRITE (BL8/BC4-OTF/Fixed) with 1 <sup>t</sup> CK Preamble and Write CRC in Same or Different Bank Gro	
Figure 188:ZQ Calibration Timing	
Figure 189:Functional Representation of ODT	
Figure 190:Synchronous ODT Timing with BL8	228
Figure 191:Synchronous ODT with BC4	228
Figure 192:ODT During Reads	229
Figure 193:Dynamic ODT (1 <sup>t</sup> CK Preamble; CL = 14, CWL = 11, BL = 8, AL = 0, CRC Disabled)	
Figure 194:Dynamic ODT Overlapped with $R_{TT(NOM)}$ (CL = 14, CWL = 11, BL = 8, AL = 0, CRC Disabled)	.232
Figure 195:Asynchronous ODT Timings with DLL Off.	
Figure 196:V <sub>REFDQ</sub> Voltage Range	.236

#### 4Gb: x4, x8, x16 DDR4 SDRAM List of Tables

#### **List of Tables** Table 1: Table 2: Table 3: Table 4: Table 5: Table 6: Table 7: Table 8: Table 9: Table 10: Table 13: MR2 Register Definition .......41 Address Pin Mapping.......50 Table 18: Table 19: MR5 Register Definition 50 Table 20: Address Pin Mapping......53 Table 21: MR5 Register Definition 53 Table 24: MR Settings for Leveling Procedures .......65 MPR Readout Staggered Format, x4......80 Table 32: Table 33: MPR Readout Staggered Format, x4 - Consecutive READs......80 Table 34: MPR Readout Staggered Format, x8 and x16 .......80 Table 35: Mode Register setting for CA Parity ......95 Table 36:

### 4Gb: x4, x8, x16 DDR4 SDRAM List of Tables

Table 52:	CRC Data Mapping for x4 Devices, BL8	150
	CRC Data Mapping for x8 Devices, BL8	
	CRC Data Mapping for x16 Devices, BL8	
Table 55:	CRC Data Mapping for x4 Devices, BC4	151
	CRC Data Mapping for x8 Devices, BC4	
Table 57:	CRC Data Mapping for x16 Devices, BC4	152
	DBI vs. DM vs. TDQS Function Matrix	
Table 59:	DBI Write, DQ Frame Format (x8)	157
Table 60:	DBI Write, DQ Frame Format (x16)	157
	DBI Read, DQ Frame Format (x8)	
Table 62:	DBI Read, DQ Frame Format (x16)	158
	DM vs. TDQS vs. DBI Function Matrix	
Table 64:	Data Mask, DQ Frame Format (x8)	159
Table 65:	Data Mask, DQ Frame Format (x16)	159
Table 66:	CWL Selection	161
Table 67:	DDR4 Bank Group Timings	167
Table 68:	Termination State Table	226
	Read Termination Disable Window	
Table 70:	ODT Latency at DDR4-1600/-1866/-2133/-2666/-3200	227
Table 71:	Dynamic ODT Latencies and Timing (1 <sup>t</sup> CK Preamble Mode and CRC Disabled)	230
Table 72:	Dynamic ODT Latencies and Timing with Preamble Mode and CRC Mode Matrix	231
Table 73:	Absolute Maximum Ratings	234
Table 74:	Temperature Range	234
Table 75:	Recommended Supply Operating Conditions	235
Table 76:	V <sub>DD</sub> Slew Rate	235
Table 77:	Leakages	235
Table 78:	V <sub>REFDQ</sub> Specification	236
Table 79:	V <sub>REFDQ</sub> Range and Levels	237

#### **General Notes and Description**

#### **Description**

The DDR4 SDRAM is a high-speed dynamic random-access memory internally configured as an eight-bank DRAM for the x16 configuration and as a 16-bank DRAM for the x4 and x8 configurations. The DDR4 SDRAM uses an 8n-prefetch architecture to achieve high-speed operation. The 8n-prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins.

A single READ or WRITE operation for the DDR4 SDRAM consists of a single 8n-bit wide, four-clock data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

#### **General Notes**

- The functionality and the timing specifications discussed in this data sheet are for the DLL enable mode of operation (normal operation), unless specifically stated otherwise.
- Throughout the data sheet, the various figures and text refer to DQs as "DQ." The DQ
  term is to be interpreted as any and all DQ collectively, unless specifically stated otherwise.
- The terms "\_t" and "\_c" are used to represent the true and complement of a differential signal pair. These terms replace the previously used notation of "#" and/or overbar characters. For example, differential data strobe pair DQS, DQS# is now referred to as DQS\_t, DQS\_c.
- The term "\_n" is used to represent a signal that is active LOW and replaces the previously used "#" and/or overbar characters. For example: CS# is now referred to as CS\_n.
- The terms "DQS" and "CK" found throughout the data sheet are to be interpreted as DQS\_t, DQS\_c and CK\_t, CK\_c respectively, unless specifically stated otherwise.
- Complete functionality may be described throughout the entire document; any page
  or diagram may have been simplified to convey a topic and may not be inclusive of all
  requirements.
- Any specific requirement takes precedence over a general statement.
- Any functionality not specifically stated here within is considered undefined, illegal, and not supported, and can result in unknown operation.
- Addressing is denoted as BG[n] for bank group, BA[n] for bank address, and A[n] for row/col address.
- The NOP command is not allowed, except when exiting maximum power savings mode or when entering gear-down mode, and only a DES command should be used.
- Not all features described within this document may be available on the Rev. A (first) version.
- Not all specifications listed are finalized industry standards; best conservative estimates have been provided when an industry standard has not been finalized.
- Although it is implied throughout the specification, the DRAM must be used after  $V_{DD}$  has reached the stable power-on level and is achieved by toggling CKE at least once every  $8192 \times {}^{t}REFI$ . In the event CKE is fixed HIGH, toggling CS\_n at least once every  $8192 \times {}^{t}REFI$  is acceptable.
- Not all features designated in the data sheet may be supported by earlier die revisions due to late definition by JEDEC.

### **Definitions of the Device-Pin Signal Level**


- HIGH: A device pin is driving the logic 1 state.
- LOW: A device pin is driving the logic 0 state.
- High-Z: A device pin is tri-state.
- ODT: A device pin terminates with the ODT setting, which could be terminating or tristate depending on the mode register setting.

#### **Definitions of the Bus Signal Level**

- HIGH: One device on the bus is HIGH, and all other devices on the bus are either ODT or High-Z. The voltage level on the bus is nominally  $V_{\rm DDQ}$ .
- LOW: One device on the bus is LOW, and all other devices on the bus are either ODT or High-Z. The voltage level on the bus is nominally  $V_{OL(DC)}$  if ODT was enabled, or  $V_{SSO}$  if High-Z.
- High-Z: All devices on the bus are High-Z. The voltage level on the bus is undefined as the bus is floating.
- ODT: At least one device on the bus is ODT, and all others are High-Z. The voltage level on the bus is nominally  $V_{\rm DDQ}$ .

### **Ball Assignments**


Figure 1: 78-Ball - x4, x8 Ball Assignments



Notes: 1. See Ball descriptions.

- 2. A comma "," separates the configuration; a slash "/" defines a selectable function. For example: Ball A7 = NF, NF/DM\_n/DBI\_n/TDQS\_t where NF applies to the x4 configuration only. NF/DM\_n/DBI\_n/TDQS\_t applies to the x8 configuration only and is selectable between NF, DM\_n, DBI\_n, or TDQS\_t via MRS.
- 3. Address bits (including bank groups) are density- and configuration-dependent (see Addressing).
- 4. G9 may be RFU and not assigned as TEN on some die revisions as TEN is not required on 4Gb x4 and x8 offerings.

Figure 2: 96-Ball FBGA - x16 Ball Assignments



Notes: 1. See Ball Descriptions.

- 2. A slash "/" defines a selectable function. For example: Ball E7 = NF/LDM\_n. If data mask is enabled via the MRS, ball E7 = LDM\_n. If data mask is disabled in the MRS, E7 = NF (no function).
- 3. Address bits (including bank groups) are density- and configuration-dependent (see Addressing).

# **Ball Descriptions**

The pin description table below is a comprehensive list of all possible pins for DDR4 devices. All pins listed may not be supported on the device defined in this data sheet. See the Ball Assignments section to review all pins used on this device.

**Table 3: Ball Descriptions** 

Symbol	Туре	Description
A[17:0]	Input	Address inputs: Provide the row address for ACTIVATE commands and the column address for READ/WRITE commands to select one location out of the memory array in the respective bank. (A10/AP, A12/BC_n, WE_n/A14, CAS_n/A15, RAS_n/A16 have additional functions, see individual entries in this table.) The address inputs also provide the op-code during the MODE REGISTER SET command. A16 is used on some 8Gb and 16Gb parts, and A17 is only used on some 16Gb parts
A10/AP	Input	Auto precharge: A10 is sampled during READ and WRITE commands to determine whether auto precharge should be performed to the accessed bank after a READ or WRITE operation. (HIGH = auto precharge; LOW = no auto precharge.) A10 is sampled during a PRECHARGE command to determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by the bank group and bank addresses.
A12/BC_n	Input	<b>Burst chop:</b> A12/BC_n is sampled during READ and WRITE commands to determine if burst chop (on-the-fly) will be performed. (HIGH = no burst chop; LOW = burst chopped). See the Command Truth Table.
ACT_n	Input	<b>Command input:</b> ACT_n indicates an ACTIVATE command. When ACT_n (along with CS_n) is LOW, the input pins RAS_n/A16, CAS_n/A15, and WE_n/A14 are treated as row address inputs for the ACTIVATE command. When ACT_n is HIGH (along with CS_n LOW), the input pins RAS_n/ A16, CAS_n/A15, and WE_n/A14 are treated as normal commands that use the RAS_n, CAS_n, and WE_n signals. See the Command Truth Table.
BA[1:0]	Input	<b>Bank address inputs:</b> Define the bank (within a bank group) to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determines which mode register is to be accessed during a MODE REGISTER SET command.
BG[1:0]	Input	<b>Bank group address inputs:</b> Define the bank group to which a REFRESH, ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determines which mode register is to be accessed during a MODE REGISTER SET command. BG[1:0] are used in the x4 and x8 configurations. BG1 is not used in the x16 configuration.
C0/CKE1, C1/CS1_n, C2/ODT1	Input	Stack address inputs: These inputs are used only when devices are stacked; that is, they are used in 2H, 4H, and 8H stacks for x4 and x8 configurations (these pins are not used in the x16 configuration). DDR4 will support a traditional DDP package, which uses these three signals for control of the second die (CS1_n, CKE1, ODT1). DDR4 is not expected to support a traditional QDP package. For all other stack configurations, such as a 4H or 8H, it is assumed to be a single-load (master/slave) type of configuration where C0, C1, and C2 are used as chip ID selects in conjunction with a single CS_n, CKE, and ODT signal.
CK_t, CK_c	Input	<b>Clock:</b> Differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c.
CKE	Input	Clock enable: CKE HIGH activates and CKE LOW deactivates the internal clock signals, device input buffers, and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is asynchronous for self refresh exit. After V <sub>REFCA</sub> has become stable during the power-on and initialization sequence, it must be maintained during all operations (including SELF REFRESH). CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK_t, CK_c, ODT, RESET_n, and CKE) are disabled during power-down. Input buffers (excluding CKE and RESET_n) are disabled during self refresh.

**Table 3: Ball Descriptions** 


Symbol	Туре	Description
CS_n	Input	<b>Chip select:</b> All commands are masked when CS_n is registered HIGH. CS_n provides for external rank selection on systems with multiple ranks. CS_n is considered part of the command code.
DM_n, UDM_n LDM_n	Input	Input data mask: DM_n is an input mask signal for write data. Input data is masked when DM is sampled LOW coincident with that input data during a write access. DM is sampled on both edges of DQS. DM is not supported on x4 configurations. The UDM_n and LDM_n pins are used in the x16 configuration: UDM_n is associated with DQ[15:8]; LDM_n is associated with DQ[7:0]. The DM, DBI, and TDQS functions are enabled by mode register settings. See the Data Mask section.
ODT	Input	On-die termination: ODT (registered HIGH) enables termination resistance internal to the DDR4 SDRAM. When enabled, ODT ( $R_{TT}$ ) is applied only to each DQ, DQS_t, DQS_c, DM_n/DBI_n/TDQS_t, and TDQS_c signal for the x4 and x8 configurations (when the TDQS function is enabled via mode register). For the x16 configuration, $R_{TT}$ is applied to each DQ, DQSU_t, DQSU_c, DQSL_t, DQSL_c, UDM_n, and LDM_n signal. The ODT pin will be ignored if the mode registers are programmed to disable $R_{TT}$ .
PAR	Input	Parity for command and address: This function can be enabled or disabled via the mode register. When enabled, the parity signal covers all command and address inputs, including ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, A[17:0], A10/AP, A12/BC_n, BA[1:0], and BG[1:0] with C0, C1, and C2 on 3DS only devices. Control pins NOT covered by the parity signal are CS_n, CKE, and ODT. Unused address pins that are density- and configuration-specific should be treated internally as 0s by the DRAM parity logic. Command and address inputs will have parity check performed when commands are latched via the rising edge of CK_t and when CS_n is LOW.
RAS_n/A16, CAS_n/A15, WE_n/A14	Input	<b>Command inputs:</b> RAS_n/A16, CAS_n/A15, and WE_n/A14 (along with CS_n and ACT_n) define the command and/or address being entered. See the ACT_n description in this table.
RESET_n	Input	<b>Active LOW asynchronous reset:</b> Reset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is a CMOS rail-to-rail signal with DC HIGH and LOW at 80% and 20% of V <sub>DD</sub> (960 mV for DC HIGH and 240 mV for DC LOW).
TEN	Input	<b>Connectivity test mode:</b> TEN is active when HIGH and inactive when LOW. TEN must be LOW during normal operation. TEN is a CMOS rail-to-rail signal with DC HIGH and LOW at 80% and 20% of V <sub>DD</sub> (960mV for DC HIGH and 240mV for DC LOW).
DQ	I/O	<b>Data input/output:</b> Bidirectional data bus. DQ represents DQ[3:0], DQ[7:0], and DQ[15:0] for the x4, x8, and x16 configurations, respectively. If write CRC is enabled via mode register, the write CRC code is added at the end of data burst. Any one or all of DQ0, DQ1, DQ2, and DQ3 may be used to monitor the internal V REF level during test via mode register setting MR[4] A[4] = HIGH, training times change when enabled. During this mode, the R <sub>TT</sub> value should be set to High-Z. This measurement is for verification purposes and is NOT an external voltage supply pin.
DBI_n, UDBI_n, LDBI_n	I/O	<b>DBI input/output:</b> Data bus inversion. DBI_n is an input/output signal used for data bus inversion in the x8 configuration. UDBI_n and LDBI_n are used in the x16 configuration; UDBI_n is associated with DQ[15:8], and LDBI_n is associated with DQ[7:0]. The DBI feature is not supported on the x4 configuration. DBI can be configured for both READ (output) and WRITE (input) operations depending on the mode register settings. The DM, DBI, and TDQS functions are enabled by mode register settings. See the Data Bus Inversion section.
DQS_t, DQS_c, DQSU_t, DQSU_c, DQSL_t, DQSL_c	I/O	<b>Data strobe:</b> Output with READ data, input with WRITE data. Edge-aligned with READ data, centered-aligned with WRITE data. For the x16, DQSL corresponds to the data on DQ[7:0]; DQSU corresponds to the data on DQ[15:8]. For the x4 and x8 configurations, DQS corresponds to the data on DQ[3:0] and DQ[7:0], respectively. DDR4 SDRAM supports a differential data strobe only and does not support a single-ended data strobe.


# **Table 3: Ball Descriptions**

Symbol	Туре	Description
ALERT_n	Output	<b>Alert output:</b> This signal allows the DRAM to indicate to the system's memory controller that a specific alert or event has occurred. Alerts will include the command/address parity
		error and the CRC data error when either of these functions is enabled in the mode register.
TDQS_t,	Output	<b>Termination data strobe:</b> TDQS_t and TDQS_c are used by x8 DRAMs only. When enabled
TDQS_c		via the mode register, the DRAM will enable the same $R_{TT}$ termination resistance on TDQS_t and TDQS_c that is applied to DQS_t and DQS_c. When the TDQS function is disabled via the
		mode register, the DM/TDQS_t pin will provide the DATA MASK (DM) function, and the
		TDQS_c pin is not used. The TDQS function must be disabled in the mode register for both
		the x4 and x16 configurations. The DM function is supported only in x8 and x16 configurations.
$V_{\mathrm{DD}}$	Supply	<b>Power supply:</b> 1.2V ±0.060V.
V <sub>DDQ</sub>	Supply	DQ power supply: 1.2V ±0.060V.
V <sub>PP</sub>	Supply	DRAM activating power supply: 2.5V -0.125V/+0.250V.
V <sub>REFCA</sub>	Supply	Reference voltage for control, command, and address pins.
$V_{SS}$	Supply	Ground.
$V_{SSQ}$	Supply	DQ ground.
ZQ	Reference	
		which is tied to V <sub>SSQ</sub> .
RFU	-	Reserved for future use.
NC	-	No connect: No internal electrical connection is present.
NF	_	No function: May have internal connection present but has no function.

# **Package Dimensions**

Figure 3: 78-Ball FBGA - x4, x8; "SAF"







Notes: 1. All dimensions are in millimeters.

2. Solder ball material: SAC302 (Pb-free 96.5%, Sn, 3% Ag, 0.2% Cu).


Figure 4: 78-Ball FBGA - x4, x8; "WEF"






2. Solder ball material: SAC302 (Pb-free 96.5%, Sn, 3% Ag, 0.2% Cu).


Figure 5: 78-Ball FBGA - x4, x8; "RHF"



2. Solder ball material: SAC302 (Pb-free 96.5% Sn, 3% Ag, 0.2% Cu).


Figure 6: 78-Ball FBGA - x4, x8; "GKF"






- Notes: 1. All dimensions are in millimeters.
  - 2. Solder ball material: SAC305 (Pb-free 96.5% Sn, 3% Ag, 0.5% Cu).


Figure 7: 78-Ball FBGA - x4, x8; "PMF"






2. Solder ball material: SAC305 (Pb-free 96.5% Sn, 3% Ag, 0.5% Cu).


Figure 8: 96-Ball FBGA - x16; "HAF"



2. Solder ball material: SAC305 (Pb-free 96.5% Sn, 3% Ag, 0.5% Cu).


Figure 9: 96-Ball FBGA - x16; "GEF"






2. Solder ball material: SAC302 (Pb-free 96.5% Sn, 3% Ag, 0.3% Cu).

Figure 10: 96-Ball FBGA - x16; "DD"






2. Solder ball material: SAC302 (Pb-free 96.5% Sn, 3% Ag, 0.2% Cu)

# **State Diagram**

This simplified state diagram provides an overview of the possible state transitions and the commands to control them. Situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.

Figure 11: Simplified State Diagram



#### **Table 4: State Diagram Command Definitions**

Command	Description
ACT	Active
MPR	Multipurpose register
MRS	Mode register set
PDE	Enter power-down
PDX	Exit power-down
PRE	Precharge
PREA	Precharge all
READ	RD, RDS4, RDS8
READ A	RDA, RDAS4, RDAS8
REF	Refresh, fine granularity refresh
RESET	Start reset procedure
SRE	Self refresh entry
SRX	Self refresh exit
TEN	Boundary scan mode enable
WRITE	WR, WRS4, WRS8 with/without CRC
WRITE A	WRA, WRAS4, WRAS8 with/without CRC
ZQCL	ZQ calibration long
ZQCS	ZQ calibration short

Note: 1. See the Command Truth Table for more details.

### **Functional Description**

The DDR4 SDRAM is a high-speed dynamic random-access memory internally configured as sixteen banks (4 bank groups with 4 banks for each bank group) for x4/x8 devices, and as eight banks for each bank group (2 bank groups with 4 banks each) for x16 devices. The device uses double data rate (DDR) architecture to achieve high-speed operation. DDR4 architecture is essentially an 8*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for a device module effectively consists of a single 8*n*-bit-wide, four-clock-cycledata transfer at the internal DRAM core and eight corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses to the device are burst-oriented. Accesses start at a selected location and continue for a burst length of eight or a chopped burst of four in a programmed sequence. Operation begins with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BG[1:0] select the bank group for x4/x8, and BG0 selects the bank group for x16; BA[1:0] select the bank, and A[17:0] select the row. See the Addressing section for more details). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst operation, determine if the auto PRECHARGE command is to be issued (via A10), and select BC4 or BL8 mode on-the-fly (OTF) (via A12) if enabled in the mode register.

Prior to normal operation, the device must be powered up and initialized in a predefined manner. The following sections provide detailed information covering device reset and initialization, register definition, command descriptions, and device operation.

NOTE: The use of the NOP command is allowed only when exiting maximum power saving mode or when entering gear-down mode.

#### **RESET and Initialization Procedure**

To ensure proper device function, the power-up and reset initialization default values for the following mode register (MR) settings are defined as:

- Gear-down mode (MR3 A[3]): 0 = 1/2 rate
- Per-DRAM addressability (MR3 A[4]): 0 = disable
- Maximum power-saving mode (MR4 A[1]): 0 = disable
- CS to command/address latency (MR4 A[8:6]): 000 = disable
- CA parity latency mode (MR5 A[2:0]): 000 = disable

#### **Power-Up and Initialization Sequence**

The following sequence is required for power-up and initialization:

1. Apply power (RESET\_n is to be maintained below  $0.2 \times V_{DD}$ ; all other inputs may be undefined). RESET\_n needs to be maintained for minimum  $^tPW$ \_RESET\_L with stable power. CKE is pulled LOW anytime before RESET\_n is being de-asserted (minimum time of 10ns). The power voltage ramp time between 300mV to  $V_{DD,min}$  must be no greater than 200ms, and, during the ramp,  $V_{DD}$  must be greater than or equal to  $V_{DDQ}$  and  $(V_{DD} - V_{DDQ}) < 0.3V$ .  $V_{PP}$  must ramp at the same time or earlier than  $V_{DD}$ , and  $V_{PP}$  must be equal to or higher than  $V_{DD}$  at all times. After  $V_{DD}$  has ramped and reached the stable level, the initialization sequence must be started within 64ms.

During power-up, either of the following conditions may exist and must be met:

- Condition A:
  - Apply V<sub>PP</sub> without any slope reversal before or at the same time as V<sub>DD</sub> and V<sub>DDQ</sub>.
  - $V_{DD}$  and  $V_{DDQ}$  are driven from a single-power converter output and apply  $V_{DD}/V_{DDQ}$  without any slope reversal before or at the same time as  $V_{TT}$  and  $V_{REFCA}$ .
  - The voltage levels on all balls other than  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{SS}$ , and  $V_{SSQ}$  must be less than or equal to  $V_{DDQ}$  and  $V_{DD}$  on one side and must be greater than or equal to  $V_{SSQ}$  and  $V_{SS}$  on the other side.
  - V<sub>TT</sub> is limited to 0.76V MAX when the power ramp is complete.
  - V<sub>REFCA</sub> tracks V<sub>DD</sub>/2.
- Condition B:
  - Apply V<sub>PP</sub> without any slope reversal before or at the same time as V<sub>DD</sub>.
  - Apply V<sub>DD</sub> without any slope reversal before or at the same time as V<sub>DDQ</sub>.
  - Apply  $V_{\mbox{\scriptsize DDQ}}$  without any slope reversal before or at the same time as  $V_{\mbox{\scriptsize TT}}$  and  $V_{\mbox{\scriptsize REFCA}}.$
  - The voltage levels on all pins other than  $V_{PP}$ ,  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{SS}$ , and  $V_{SSQ}$  must be less than or equal to  $V_{DDQ}$  and  $V_{DD}$  on one side and must be larger than or equal to  $V_{SSQ}$  and  $V_{SS}$  on the other side.
- 2. After RESET\_n is de-asserted, wait for another 500μs until CKE becomes active. During this time, the device will start internal state initialization; this will be done independently of external clocks. A reasonable attempt was made in the design to power up with the following default MR settings: gear-down mode (MR3 A[3]): 0 = 1/2 rate; per-DRAM addressability (MR3 A[4]): 0 = disable; maximum power-down (MR4 A[1]): 0 = disable; CS to command/address latency (MR4 A[8:6]): 000 = disable; CA parity latency mode (MR5 A[2:0]): 000 = disable. However, it should be assumed that at power up the MR settings are undefined and should be programmed as shown below
- 3. Clocks (CK\_t, CK\_c) need to be started and stabilized for at least 10ns or 5 <sup>t</sup>CK (whichever is larger) before CKE goes active. Because CKE is a synchronous signal, the corresponding setup time to clock (<sup>t</sup>IS) must be met. Also, a DESELECT command must be

# 4Gb: x4, x8, x16 DDR4 SDRAM RESET and Initialization Procedure

- registered (with <sup>t</sup>IS setup time to clock) at clock edge Td. After the CKE is registered HIGH after RESET, CKE needs to be continuously registered HIGH until the initialization sequence is finished, including expiration of <sup>t</sup>DLLK and <sup>t</sup>ZQ INIT.
- 4. The device keeps its ODT in High-Z state as long as RESET\_n is asserted. Further, the SDRAM keeps its ODT in High-Z state after RESET\_n de-assertion until CKE is registered HIGH. The ODT input signal may be in an undefined state until  $^{\rm t}$ IS before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal may be statically held either LOW or HIGH. If  $R_{\rm TT(NOM)}$  is to be enabled in MR1, the ODT input signal must be statically held LOW. In all cases, the ODT input signal remains static until the power-up initialization sequence is finished, including the expiration of  $^{\rm t}$ DLLK and  $^{\rm t}$ ZQ<sub>INIT</sub>.
- 5. After CKE is registered HIGH, wait a minimum of RESET CKE EXIT time, <sup>t</sup>XPR, before issuing the first MRS command to load mode register (<sup>t</sup>XPR = MAX (<sup>t</sup>XS; 5 x <sup>t</sup>CK).
- 6. Issue MRS command to load MR3 with all application settings, wait <sup>t</sup>MRD.
- 7. Issue MRS command to load MR6 with all application settings, wait <sup>t</sup>MRD.
- 8. Issue MRS command to load MR5 with all application settings, wait <sup>t</sup>MRD.
- 9. Issue MRS command to load MR4 with all application settings, wait <sup>t</sup>MRD.
- 10. Issue MRS command to load MR2 with all application settings, wait <sup>t</sup>MRD.
- 11. Issue MRS command to load MR1 with all application settings, wait <sup>t</sup>MRD.
- 12. Issue MRS command to load MR0 with all application settings, wait <sup>t</sup>MRD.
- 13. Issue a ZQCL command to start ZQ calibration.
- 14. Wait for  ${}^{t}DLLK$  and  ${}^{t}ZQ_{INIT}$  to complete.
- 15. The device will be ready for normal operation.