


■ PRODUCT CHARACTERISTICS

VDSS	650V
$R_{DS(on)max}(V_{GS}=10V)$	0.6Ω
Qg@type	13.8nC
ID	7.3A

Symbol




■ APPLICATIONS

- * Power factor correction
- * Switched mode power supplies
- * Uninterruptible power supply

■ FEATURES

- * low $R_{DS(on)}$
- * low gate charge
- * RoHS compliant



TO-220F

■ ORDER INFORMATION

Order codes		Package	Packing
Halogen-Free	Halogen		
N/A	MOT65R600F	TO-220F	50 pieces/Tube

■ ABSOLUTE MAXIMUM RATINGS ($T_C=25^{\circ}\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain – Source voltage	V_{DSS}	650	V
Gate – Source voltage	V_{GSS}	± 30	V
Continuous drain current	I_D	$T_C=25^{\circ}\text{C}$ 7.3	A
		$T_C=100^{\circ}\text{C}$ 4.6	A
Pulsed drain current ⁽¹⁾	I_{DM}	21.9	A
Power dissipation	P_D	25	W
Single - pulse avalanche energy	E_{AS}	142	mJ
MOSFET dv/dt ruggedness	dv/dt	50	V/ns
Diode dv/dt ruggedness ⁽²⁾	dv/dt	15	V/ns
Storage temperature	T_{stg}	-55 ~150	$^{\circ}\text{C}$
Maximum operating junction temperature	T_j	150	$^{\circ}\text{C}$

1) Pulse width t_p limited by $T_{j,max}$

2) $I_{SD} \leq I_D$, $V_{DS\ peak} \leq V_{(BR)DSS}$

■ THERMAL CHARACTERISTICS

Parameter	Symbol	Value	Unit
Thermal resistance, junction-case max	R_{thjc}	5	$^{\circ}\text{C/W}$
Thermal resistance, junction-ambient max	R_{thja}	75	$^{\circ}\text{C/W}$



MOT65R600F N-CHANNEL MOSFET

■ ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Drain – Source Breakdown voltage	$V_{(BR)DSS}$	650	-	-	V	$V_{GS} = 0V, I_D = 250\mu A$
Gate Threshold Voltage	$V_{GS(th)}$	2	3	4	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
Zero Gate Voltage Drain Current	I_{DSS}	-	-	1	μA	$V_{DS} = 650V, V_{GS} = 0V$
Gate Leakage Current	I_{GSS}	-	-	100	nA	$V_{GS} = \pm 30V, V_{DS} = 0V$
Drain-Source On State Resistance	$R_{DS(ON)}$	-	0.54	0.60	Ω	$V_{GS} = 10V, I_D = 2.1A$
Input Capacitance	C_{iss}	-	545	-	pF	$V_{DS} = 25V, V_{GS} = 0V, f = 1.0MHz$
Output Capacitance	C_{oss}	-	640	-		
Reverse Transfer Capacitance	C_{rss}	-	28.6	-		
Effective Output Capacitance Energy Related ⁽³⁾	$C_{o(er)}$	-	18.8	-		$V_{DS} = 0V \text{ to } 520V, V_{GS} = 0V, f = 1.0MHz$
Turn On Delay Time	$t_{d(on)}$	-	18	-	ns	$V_{GS} = 10V, R_G = 25\Omega, V_{DS} = 325V, I_D = 7.3A$
Rise Time	t_r	-	33	-		
Turn Off Delay Time	$t_{d(off)}$	-	80	-		
Fall Time	t_f	-	28	-		
Total Gate Charge	Q_g	-	13.8	-	nC	$V_{GS} = 10V, V_{DS} = 520V, I_D = 7.3A$
Gate – Source Charge	Q_{gs}	-	3.6	-		
Gate – Drain Charge	Q_{gd}	-	5.6	-		
Gate Resistance	R_G	-	20	-	Ω	$V_{GS} = 0V, f = 1.0MHz$
Continuous Diode Forward Current	I_{SD}	-	-	7.3	A	
Diode Forward Voltage	V_{SD}	-	-	1.4	V	$I_{SD} = 7.3A, V_{GS} = 0V$
Reverse Recovery Time	t_{rr}	-	272	-	ns	$I_{SD} = 7.3A$ $di/dt = 100A/\mu s$ $V_{DD} = 100V$
Reverse Recovery Charge	Q_{rr}	-	3	-	μC	
Reverse Recovery Current	I_{rrm}	-	22.2	-	A	

3) $C_{o(er)}$ is a capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0V to 80% $V_{(BR)DSS}$

■ ELECTRICAL CHARACTERISTICS DIAGRAMS

Fig.1 On-Region characteristics,




Fig.2 On-resistance Variation with Drain Current and Gate Voltage




Fig.3 On-Resistance Variation with temperature (Normalized)




Fig.4 Breakdown Voltage Variation vs. Temperature (Normalized)




Fig.5 Transfer Characteristics





Fig.6 Body Diode Forward Voltage Variation with Source Current and Temperature



■ ELECTRICAL CHARACTERISTICS DIAGRAMS(Cont.)

Fig.7 Gate charge Characteristics




Fig.8 Capacitance Characteristics




Fig.9 $V_{GS(th)}$ Variation with Temperature (Normalized)




Fig.10 Maximum Drain Current vs. Case Temperature




Fig. 11 Single Pulse Maximum Power Dissipation





Fig. 12 Output Capacitance Stored Energy



■ ELECTRICAL CHARACTERISTICS DIAGRAMS(Cont.)

Fig.13 Transient Thermal Response Curve





Fig. 14 Maximum Safe Operating Area



■ TEST CIRCUITS AND WAVEFORMS




Fig15-1. Gate charge measurement circuit




Fig15-2. Gate charge waveform




Fig16-1. Diode reverse recovery test circuit




Fig16-2. Diode reverse recovery test waveform




Fig17-1. Switching time test circuit for resistive load




Fig17-2. Switching time waveform




Fig18-1. Unclamped inductive load test circuit




Fig18-2. Unclamped inductive waveform

■ TO-220F-3L PACKAGE OUTLINE DIMENSIONS

