



N- Channel 70-V (D-S) MOSFET

GENERAL DESCRIPTION

The HP80N70 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.

PIN CONFIGURATION

(TO-220)



N-Channel MOSFET

e Ordering Information: H P 80N75 (Pb-free)

H P80N75 (Green product-Halogen free)

FEATURES

- $R_{DS(ON)} \leq 8.5 \text{ m}\Omega$ @ $V_{GS}=10\text{V}$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management
- DC/DC Converter
- Load Switch

Absolute Maximum Ratings ($T_c=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DSS}	70	V
Gate-Source Voltage	V_{GSS}	± 25	V
Continuous Drain Current*	I_D	88	A
		75	
Pulsed Drain Current	I_{DM}	350	A
Maximum Power Dissipation	P_D	180	W
		120	
Operating Junction and Storage Temperature Range	T_J	-55 to 175	°C
Thermal Resistance-Junction to Case**	R_{eJC}	0.75	°C/W

* Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 80A.

** The device mounted on 1in² FR4 board with 2 oz copper.

N- Channel 70-V (D-S) MOSFET
Electrical Characteristics (TA=25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	70			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	2.0		4.0	V
I _{GSS}	Gate-Body Leakage	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =70V, V _{GS} =0V			1	μA
R _{DSON}	Drain-Source On-Resistance*	V _{GS} =10V, I _D =40A		7	8.5	mΩ
V _{SD}	Diode Forward Voltage *	I _S =40A, V _{GS} =0V		0.9	1.3	V
DYNAMIC						
Q _G	Total Gate Charge	V _{DD} =70V, V _{GS} =10V, I _D =80A		134		nC
Q _G	Total Gate Charge			27		
Q _{GS}	Gate-Source Charge	V _{DD} =70V, V _{GS} =4.5V, I _D =80A		36		
Q _{GD}	Gate-Drain Charge			50		
R _G	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz		0.8		Ω
C _{ISS}	Input Capacitance			6200		pF
C _{OSS}	Output Capacitance	V _{DS} =20V, V _{GS} =0V, f=1MHz		437		
C _{rss}	Reverse Transfer Capacitance			144		
t _{d(on)}	Turn-On Delay Time			60		ns
t _r	Turn-On Rise Time	V _{GS} =10V, R _L =15Ω		43		
t _{d(off)}	Turn-Off Delay Time	V _{DD} =30V, R _G =10Ω		159		
t _f	Turn-Off Fall Time			47		

Notes: a. pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki reserves the right to improve product design, functions and reliability without notice.





N- Channel 70-V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)



N- Channel 70-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)



TO-220

