# onsemi

## High Speed Dual-Channel, Bi-Directional Ceramic Digital Isolator

## **NCID9211**

#### Description

The NCID9211 is a galvanically isolated full duplex, bi-directional, high-speed dual-channel digital isolator with output enable. This device supports isolated communications thereby allowing digital signals to communicate between systems without conducting ground loops or hazardous voltages.

It utilizes **onsemi's** patented galvanic off-chip capacitor isolation technology and optimized IC design to achieve high insulation and high noise immunity, characterized by high common mode rejection and power supply rejection specifications. The thick ceramic substrate yields capacitors with ~25 times the thickness of thin film on-chip capacitors and coreless transformers. The result is a combination of the electrical performance benefits that digital isolators offer with the safety reliability of a >0.5 mm insulator barrier similar to what has historically been offered by optocouplers.

The device is housed in a 16-pin wide body small outline package.

#### Features

- Off-Chip Capacitive Isolation to Achieve Reliable High Voltage Insulation
  - DTI (Distance Through Insulation):  $\geq 0.5$  mm
  - Maximum Working Insulation Voltage: 2000 V<sub>peak</sub>
- Full Duplex, Bi-directional Communication
- 100 KV/µs Minimum Common Mode Rejection
- High Speed:
  - 50 Mbit/s Data Rate (NRZ)
  - 25 ns Maximum Propagation Delay
  - 10 ns Maximum Pulse Width Distortion
- 8 mm Creepage and Clearance Distance to Achieve Reliable High Voltage Insulation.
- Specifications Guaranteed Over 2.5 V to 5.5 V Supply Voltage and -40°C to 125°C Extended Temperature Range
- Over Temperature Detection
- Output Enable Function (Primary and Secondary Side)
- NCIV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable (Pending)
- Safety and Regulatory Approvals
  - UL1577, 5000 V<sub>RMS</sub> for 1 Minute
  - DIN EN/IEC 60747–17 (Pending)

#### **Typical Applications**

- Isolated PWM Control
- Industrial Fieldbus Communications
- Microprocessor System Interface (SPI, I<sup>2</sup>C, etc.)
- Programmable Logic Control
- Isolated Data Acquisition System
- Voltage Level Translator



SOIC16 W CASE 751EN

#### MARKING DIAGRAM



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 10 of this data sheet.

Semiconductor Components Industries, LLC, 2020 September, 2021 – Rev. 3

#### **PIN CONFIGURATION**



Figure 1. Pin and Channel Configuration

#### **PIN DEFINITIONS**

Pin No.	Name	Description
1	V <sub>DD1</sub>	Power Supply, Primary Side
2	GND1	Ground, Primary Side
3	NC	No Connect
4	EN1	Enable, Primary Side
5	V <sub>OA</sub>	Output, Channel A
6	V <sub>INB</sub>	Input, Channel B
7	NC	No Connect
8	GND1	Ground, Primary Side
9	GND2	Ground, Secondary Side
10	NC	No Connect
11	V <sub>OB</sub>	Output, Channel B
12	V <sub>INA</sub>	Input, Channel A
13	EN2	Enable, Secondary Side
14	NC	No Connect
15	GND2	Ground, Secondary Side
16	V <sub>DD2</sub>	Power Supply, Secondary Side

#### TRUTH TABLE (Note 1)

V <sub>INX</sub>	ENX	V <sub>DDI</sub>	V <sub>DDO</sub>	V <sub>ox</sub>	Comment
Н	H / NC	Power Up	Power Up	Н	Normal Operation
L	H / NC	Power Up	Power Up	L	Normal Operation
Х	L	Power Up	Power Up	Hi–Z	
х	H / NC	Power Down	Power Up	L	Default low; $V_{\text{OX}}$ return to normal operation when $V_{\text{DDI}}$ change to Power Up
х	H / NC	Power Up	Power Down	Undetermined (Note 2)	$V_{\mbox{OX}}$ return to normal operation when $V_{\mbox{DDO}}$ change to Power Up

V<sub>INX</sub> = Input signal of a given channel (A or B). EN<sub>X</sub> = Enable pin for primary or secondary side (1 or 2). V<sub>OX</sub> = Output signal of a given channel (A or B). V<sub>DDI</sub> = Input-side V<sub>DD</sub>. V<sub>DDO</sub> = Output-side V<sub>DD</sub>. X = Irrelevant. H = High level. L = Low level. NC = No Connection.
The outputs are in undetermined state when V<sub>DDO</sub> < V<sub>UVLO</sub>.

#### **BLOCK DIAGRAM**



Figure 2. Functional Block Diagram

#### SAFETY AND INSULATION RATINGS

As per DIN EN/IEC 60747–17, this digital isolator is suitable for "safe electrical insulation" only within the safety limit data. Compliance with the safety ratings must be ensured by means of protective circuits.

Symbol	Parameter			Тур.	Max.	Units
	Installation Classifications per DIN VDE 0110/1.89 Table 1	< 150 V <sub>RMS</sub>		I–IV		
	Rated Mains Voltage	< 300 V <sub>RMS</sub>		I–IV		
		< 450 V <sub>RMS</sub>		I–IV		
		< 600 V <sub>RMS</sub>		I–IV		
		< 1000 V <sub>RMS</sub>		I–III		
	Climatic Classification	•		40/125/21		
	Pollution Degree (DIN VDE 0110/1.89)			2		
CTI	Comparative Tracking Index (DIN IEC 112/VDE 0303 Part 1)		600			
V <sub>PR</sub>	Input–to–Output Test Voltage, Method b, $V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ s, Partial Discharge < 5 pC					V <sub>peak</sub>
	Input–to–Output Test Voltage, Method a, $V_{IORM} x 1.6 = V_{PR}$ , Type and Sample Test with $t_m = 10$ s, Partial Discharge < 5 pC					V <sub>peak</sub>
VIORM	Maximum Working Insulation Voltage					V <sub>peak</sub>
V <sub>IOTM</sub>	Highest Allowable Over Voltage					V <sub>peak</sub>
	External Creepage					mm
	External Clearance					mm
	Insulation Thickness		0.50			mm
T <sub>Case</sub>	Safety Limit Values – Maximum Values in Failure; Case Temperature		150			°C
P <sub>S,INPUT</sub>	Safety Limit Values – Maximum Values in Failure; Input Power		100			mW
P <sub>S,OUTPUT</sub>	Safety Limit Values – Maximum Values in Failure; Output Power		600			mW
R <sub>IO</sub>	Insulation Resistance at TS, V <sub>IO</sub> = 500 V		10 <sup>9</sup>			Ω

#### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise specified)

Symbol	Parameter	Value	Units
T <sub>STG</sub>	Storage Temperature	-55 to +150	°C
T <sub>OPR</sub>	Operating Temperature	-40 to +125	°C
TJ	Junction Temperature	-40 to +150	°C
T <sub>SOL</sub>	Lead Solder Temperature (Refer to Reflow Temperature Profile)	260 for 10sec	°C
V <sub>DD</sub>	Supply Voltage (V <sub>DDx</sub> )	–0.5 to 6	V
V	Voltage (V <sub>INx</sub> , V <sub>Ox</sub> , ENx)	–0.5 to 6	V
Ι <sub>Ο</sub>	Average Output Current	15	mA
PD	Power Dissipation	210	mW

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min.	Max.	Unit
T <sub>A</sub>	Ambient Operating Temperature	-40	+125	°C
V <sub>DD1</sub> V <sub>DD2</sub>	Supply Voltage (Notes 3, 4)	2.5	5.5	V
V <sub>INH</sub>	High Level Input Voltage	0.7 x V <sub>DDI</sub>	V <sub>DDI</sub>	V
V <sub>INL</sub>	Low Level Input Voltage	0	0.1 x V <sub>DDI</sub>	V
V <sub>UVLO+</sub>	Supply Voltage UVLO Rising Threshold	2.2		V
V <sub>UVLO-</sub>	Supply Voltage UVLO Falling Threshold	2.0		V
UVLO <sub>HYS</sub>	Supply Voltage UVLO Hysteresis	0.1		V
I <sub>OH</sub>	High Level Output Current	-2	-	mA
I <sub>OL</sub>	Low Level Output Current	-	2	mA
DR	Signaling Rate	0	50	Mbps

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

3. During power up or down, ensure that both the input and output supply voltages reach the proper recommended operating voltages to avoid any momentary instability at the output state.

 For reliable operation at recommended operating conditions, V<sub>DD</sub> supply pins require at least a pair of external bypass capacitors, placed within 2 mm from V<sub>DD</sub> pins 1 and 16 and GND pins 2 and 15. Recommended values are 0.1 μF and 1 μF.

#### **ISOLATION CHARACTERISTICS**

Apply over all recommended conditions. All typical values are measured at  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V <sub>ISO</sub>	Input-Output Isolation Voltage	$T_A$ = 25°C, Relative Humidity < 50%, t = 1.0 minute, $I_{I-O}$ $\leq$ 10 $\mu A,$ 50 Hz (Notes 5, 6, 7)	5000			V <sub>RMS</sub>
R <sub>ISO</sub>	Isolation Resistance	V <sub>I-O</sub> = 500 V (Note 5)		10 <sup>11</sup>		
C <sub>ISO</sub>	Isolation Capacitance	V <sub>I-O</sub> = 0 V, Frequency = 1.0 MHz (Note 5)		1		pF

5. Device is considered a two-terminal device: pins 1 to 8 are shorted together and pins 9 to 16 are shorted together.

6. 5,000 V<sub>RMS</sub> for 1-minute duration is equivalent to 6,000 V<sub>RMS</sub> for 1-second duration.

 The input-output isolation voltage is a dielectric voltage rating per UL1577. It should not be regarded as an input-output continuous voltage rating. For the continuous working voltage rating, refer to equipment-level safety specification or DIN EN/IEC 60747-17 Safety and Insulation Ratings Table on page 3.

#### **ELECTROSTATIC DISCHARGE RATINGS**

Symbol	Parameter	Conditions	Ratings	Units
HBM	Human Body Model	JS-001-2017; AEC-Q100-002-Rev E (Note 9)	±3000	V
CDM	Charged Device Model	JS-002-2018; AEC-Q100-011-Rev D (Note 10)	±1000	
ESDI	Contact Discharge	IEC 61000-4-2 Insulation Barrier Withstand Test (Note 8)	±8000	
	Air Discharge		±15000	

8. Device is considered a two-terminal device: pins 1 to 8 are shorted together and pins 9 to 16 are shorted together.

ESD Human Body Model for NCID9211 tested per JEDEC JS-001-2017 standard; NCIV9211 tested per AEC-Q100-002-Rev E standard.
ESD Charged Device Model for NCID9211 tested per JEDEC JS-002-2018 standard; NCIV9211 tested per AEC-Q100-011-Rev D standard.

#### **ELECTRICAL CHARACTERISTICS**

Apply over all recommended conditions,  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{DD1} = V_{DD2} = 2.5$  V to 5.5 V, unless otherwise specified. All typical values are measured at  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Figure
V <sub>OH</sub>	High Level Output Voltage	I <sub>OH</sub> =4 mA	$V_{DDO} - 0.4$	V <sub>DDO</sub> – 0.1		V	7
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 4 mA		0.11	0.4	V	8
V <sub>INT+</sub>	Rising Input Voltage Threshold				$0.7  ext{ x V}_{ ext{DDI}}$	V	
V <sub>INT-</sub>	Falling Input Voltage Threshold		$0.1  ext{ x V}_{\text{DDI}}$			V	
V <sub>INT(HYS)</sub>	Input Threshold Voltage Hysteresis		0.1 x V <sub>DDI</sub>	$0.2 \times V_{DDI}$		V	
I <sub>INH</sub>	High Level Input Current	V <sub>IH</sub> = V <sub>DDI</sub>			1	μA	
I <sub>INL</sub>	Low Level Input Current	$V_{IL} = 0 V$	-1			μA	
CMTI	Common Mode Transient Immunity	$V_{I} = V_{DDI} \text{ or } 0 \text{ V}, V_{CM} = 1500 \text{ V}$	100	150		kV/μs	12
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = V <sub>DDI</sub> /2 + 0.4 x sin (2πft), f = 1MHz, V <sub>DD</sub> = 5 V		2		pF	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### SUPPLY CURRENT CHARACTERISTICS

Apply over all recommended conditions,  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$  unless otherwise specified. All typical values are measured at  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Figure
I <sub>DD1</sub>	DC Supply Current	V <sub>DD</sub> = 5 V, EN = 0 V / 5 V, V <sub>IN</sub> = 0 V		4.5	6.3	mA	
I <sub>DD2</sub>	Input Low			5.0	1		
I <sub>DD1</sub>		$V_{DD}$ = 3.3 V, EN = 0 V / 3.3 V, $V_{IN}$ = 0 V		4.4	6.1	1	
I <sub>DD2</sub>				4.9			
I <sub>DD1</sub>	]	$V_{DD}$ = 2.5 V, EN = 0 V / 2.5 V, $V_{IN}$ = 0 V		4.3	6	1	
I <sub>DD2</sub>				4.8			
I <sub>DD1</sub>	DC Supply Current	$V_{DD}$ = 5 V, EN = 0 V / 5 V, $V_{IN}$ = 5 V		11.8	14.5	mA	
I <sub>DD2</sub>	Input High			12.1			
I <sub>DD1</sub>		$V_{DD}$ = 3.3 V, EN = 0 V / 3.3 V, $V_{IN}$ = 3.3 V		11.7	14.3		
I <sub>DD2</sub>	]			11.9			
I <sub>DD1</sub>	]	$V_{DD}$ = 2.5 V, EN = 0 V / 2.5 V, $V_{IN}$ = 2.5 V		11.6	14.3	1	
I <sub>DD2</sub>				11.8			
I <sub>DD1</sub>	AC Supply Current	$V_{DD} = 5 V, EN = 5 V, C_{L} = 15 pF$		8.3	10.5	mA	3,4
I <sub>DD2</sub>	1 Mbps	V <sub>IN</sub> = 5 V Square Wave		8.7			
I <sub>DD1</sub>		$V_{DD} = 3.3 \text{ V}, \text{EN} = 3.3 \text{ V}, \text{C}_{L} = 15 \text{ pF}$		8.1	10.3		
I <sub>DD2</sub>		V <sub>IN</sub> = 3.3 V Square Wave		8.5			
I <sub>DD1</sub>		$V_{DD} = 2.5 V, EN = 2.5 V, C_{L} = 15 pF$		8.0	10.1		
I <sub>DD2</sub>		V <sub>IN</sub> = 2.5 V Square Wave		8.4			
I <sub>DD1</sub>	AC Supply Current	$V_{DD} = 5 V, EN = 5 V, C_{L} = 15 pF$		9.9	12	mA	
I <sub>DD2</sub>	10 Mbps	V <sub>IN</sub> = 5 V Square Wave		10.2			
I <sub>DD1</sub>		$V_{DD} = 3.3 \text{ V}, \text{EN} = 3.3 \text{ V}, \text{C}_{L} = 15 \text{ pF}$		8.9	11		
I <sub>DD2</sub>		V <sub>IN</sub> = 3.3 V Square Wave		9.3			
I <sub>DD1</sub>		$V_{DD} = 2.5 V, EN = 2.5 V, C_{L} = 15 pF$		8.6	10.5		
I <sub>DD2</sub>		V <sub>IN</sub> = 2.5 V Square Wave		9.0			
I <sub>DD1</sub>	AC Supply Current	$V_{DD} = 5 V, EN = 5 V, C_{L} = 15 pF$		14.8	17.5	mA	
I <sub>DD2</sub>	50 Mbps	V <sub>IN</sub> = 5 V Square Wave		15.2			
I <sub>DD1</sub>		$V_{DD} = 3.3 \text{ V}, \text{EN} = 3.3 \text{ V}, \text{C}_{L} = 15 \text{ pF}$		12.1	14.3		
I <sub>DD2</sub>		V <sub>IN</sub> = 3.3 V Square Wave		12.6		1	
I <sub>DD1</sub>		$V_{DD} = 2.5 \text{ V}, \text{ EN} = 2.5 \text{ V}, \text{ C}_{L} = 15 \text{ pF}$		11.1	13		
I <sub>DD2</sub>		V <sub>IN</sub> = 2.5 V Square Wave		11.6			

#### SWITCHING CHARACTERISTICS

Apply over all recommended conditions,  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$  unless otherwise specified. All typical values are measured at  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Figure
t <sub>PHL</sub>	Propagation Delay	$V_{DD}$ = EN = 5 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF		17.0	25	ns	6,9
	to Logic Low Output (Note 8)	$V_{DD}$ = EN = 3.3 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF		18.3			
		$V_{DD}$ = EN = 2.5 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF		20.0			
t <sub>PLH</sub>	Propagation Delay	$V_{DD}$ = EN = 5 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF		13.0	25	ns	1
	to Logic High Output (Note 9)	$V_{DD}$ = EN = 3.3 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF		14.5			
		$V_{DD}$ = EN = 2.5 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF		16.0			
PWD	Pulse Width Distor-	$V_{DD}$ = EN = 5 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF		3.6	10	ns	1
	tion   t <sub>PHL</sub> – t <sub>PLH</sub>   (Note 10)	$V_{DD}$ = EN = 3.3 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF		3.8			
	<b>`</b> ,	$V_{DD}$ = EN = 2.5 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF		3.8			
t <sub>PSK(PP)</sub>	Propagation Delay	$V_{DD}$ = EN = 5 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF	-10		10	ns	1
	Skew (Part to Part) (Note 11)	$V_{DD}$ = EN = 3.3 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF					
	· · · ·	$V_{DD}$ = EN = 2.5 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF					
t <sub>R</sub>	Output Rise Time	$V_{DD}$ = EN = 5 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF	-	1.1		ns	1
(10% to 90%)	(10% to 90%)	$V_{DD}$ = EN = 3.3 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF		1.5			
		$V_{DD}$ = EN = 2.5 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF		2.2	1		
t <sub>F</sub>	Output Fall Time	$V_{DD}$ = EN = 5 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF		1.1		ns	1
	(90% to 10%)	$V_{DD}$ = EN = 3.3 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF		1.4	1		
		$V_{DD}$ = EN = 2.5 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF	1	3.0	1		
t <sub>PZL</sub>	High Impedance to	$V_{DD}$ = 5 V, $R_L$ = 1 k $\Omega$		8.1	25	ns	10
	Logic Low Output Delay (Note 12)	$V_{DD}$ = 3.3 V, R <sub>L</sub> = 1 k $\Omega$		9.7	1		
		$V_{DD}$ = 2.5 V, R <sub>L</sub> = 1 k $\Omega$		12.0	1		
t <sub>PLZ</sub>	Logic Low to High	$V_{DD}$ = 5 V, $R_L$ = 1 k $\Omega$		10.4	25	ns	1
	Impedance Output Delay (Note 13)	$V_{DD}$ = 3.3 V, R <sub>L</sub> = 1 k $\Omega$		12.2	1		
	,	$V_{DD}$ = 2.5 V, R <sub>L</sub> = 1 k $\Omega$		16.5	1		
t <sub>PZH</sub>	High Impedance to	$V_{DD}$ = 5 V, $R_L$ = 1 k $\Omega$		0.54	1	μs	11
	Logic High Output Delay (Note 14)	$V_{DD}$ = 3.3 V, R <sub>L</sub> = 1 k $\Omega$		0.51	1		
		$V_{DD}$ = 2.5 V, R <sub>L</sub> = 1 k $\Omega$		0.50	1		
t <sub>PHZ</sub>	Logic High to High	$V_{DD}$ = 5 V, $R_L$ = 1 k $\Omega$		11.0	25	ns	1
	Impedance Output Delay (Note 15)	$V_{DD}$ = 3.3 V, R <sub>L</sub> = 1 k $\Omega$		12.3	1		
		$V_{DD}$ = 2.5 V, R <sub>L</sub> = 1 k $\Omega$		14.0	1		

11. Propagation delay t<sub>PHL</sub> is measured from the 50% level of the falling edge of the input pulse to the 50% level of the falling edge of the V<sub>O</sub> signal.

12. Propagation delay t<sub>PLH</sub> is measured from the 50% level of the rising edge of the input pulse to the 50% level of the rising edge of the V<sub>O</sub> signal.

13. PWD is defined as  $|\bar{t}_{PHL} - t_{PLH}|$  for any given device.

14. Part-to-part propagation delay skew is the difference between the measured propagation delay times of a specified channel of any two parts at identical operating conditions and equal load.

15. Enable delay t<sub>PZL</sub> is measured from the 50% level of the rising edge of the EN pulse to the 50% of the falling edge of the VO signal as it switches from high impedance state to low state.

16. Disable delay t<sub>PLZ</sub> is measured from the 50% level of the falling edge of the EN pulse to 0.5 V level of the rising edge of the V<sub>O</sub> signal as it switches from low state to high impedance state.

17. Enable delay t<sub>PZH</sub> is measured from the 50% level of the rising edge of the EN pulse to the 50% of the rising edge of the VO signal as it switches from high impedance state to high state.

18. Disable delay t<sub>PHZ</sub> is measured from the 50% level of the falling edge of the EN pulse to V<sub>OH</sub> – 0.5 V level of the falling edge of the V<sub>O</sub> signal as it switches from high state to high impedance state.

#### **TYPICAL PERFORMANCE CHARACTERISTICS**



Figure 3. Supply Current vs. Data Rate (No Load)



Figure 5. Supply Voltage UVLO Threshold vs. Ambient Temperature



Figure 7. High Level Output Voltage vs. Current



Figure 4. Supply Current vs. Data Rate (Load = 15 pF)



Figure 6. Propagation Delay vs. Ambient Temperature



Figure 8. Low Level Output Voltage vs. Current

#### **TEST CIRCUITS**



Figure 9.  $V_{\text{IN}}$  to  $V_{\text{O}}$  Propagation Delay Test Circuit and Waveform



Figure 10. EN to Logic Low Vo Propagation Delay Test Circuit and Waveform



Figure 11. EN to Logic High V<sub>O</sub> Propagation Delay Test Circuit and Waveform





#### APPLICATIONS INFORMATION

#### Theory of Operation

NCID9211 is a dual-channel digital isolator that enables bi-directional communication between two isolated circuits. It uses off-chip ceramic capacitors that serve both as the isolation barrier and as the medium of transmission for signal switching using on-off keying (OOK) technique, illustrated in the single channel operational block diagram in Figure 13.

At the transmitter side, the  $V_{IN}$  input logic state is modulated with a high frequency carrier signal. The resulting signal is amplified and transmitted to the isolation barrier. The receiver side detects the barrier signal and demodulates it using an envelope detection technique. The output signal determines the  $V_O$  output logic state when the output enable control EN is at high. When EN is at low, output  $V_O$  is at high impedance state.  $V_O$  is at default state low when the power supply at the transmitter side is turned off or the input  $V_{IN}$  is disconnected.



Figure 13. Operational Block Diagram of Single Channel



Figure 14. On–Off Keying Modulation Signals



Figure 15. NCID9211 Operational Block Diagram

#### Layout Recommendation

Layout of the digital circuits relies on good suppression of unwanted noise and electromagnetic interference. It is recommended to use 4–layer FR4 PCB, with ground plane below the components, power plane below the ground plane, signal lines and power fill on top, and signal lines and ground fill at the bottom. The alternating polarities of the layers creates interplane capacitances that aids the bypass capacitors required for reliable operation at digital switching rates.

In the layout with digital isolators, it is required that the isolated circuits have separate ground and power planes. The section below the device should be clear with no power, ground or signal traces. Maintain a gap equal to or greater than the specified minimum creepage clearance of the device package.



Figure 16. 4–Layer PCB for Digital Isolator

For NCID9211, it is highly advised to connect at least a pair of low ESR supply bypass capacitors, placed within 2mm from the power supply pins 1 and 16 and ground pins 2 and 15. Recommended values are 1  $\mu$ F and 0.1  $\mu$ F, respectively. Place them between the V<sub>DD</sub> pins of the device and the via to the power planes, with the higher frequency, lower value capacitor closer to the device pins. Directly connect the device ground pins 1, 8, 9 and 15 by via to their corresponding ground planes.



Figure 17. Placement of Bypass Capacitors

#### **Over Temperature Detection**

NCID9211 has a built-in Over Temperature Detection (OTD) feature that protects the IC from thermal damage. The output pins will automatically switch to default state when the ambient temperature exceeds the maximum junction temperature at threshold of approximately 160°C. The device will return to normal operation when the temperature decreases approximately 20°C below the OTD threshold.

#### **ORDERING INFORMATION**

Part Number	Grade	Package	Shipping <sup>†</sup>
NCID9211	Industrial	SOIC16 W	50 Units / Tube
NCID9211R2	Industrial	SOIC16 W	750 Units / Tape & Reel
NCIV9211* (pending)	Automotive	SOIC16 W	50 Units / Tube
NCIV9211R2* (pending)	Automotive	SOIC16 W	750 Units / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.
\*NCIV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP

Capable.





© Semiconductor Components Industries, LLC, 2019

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative