

MOSFET - Power, N-Channel, PowerTrench® Power Clip, Symmetric Dual 30 V NTTFD2D8N03P1E

Features

- Small Footprint (3.3mm x 3.3mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- These Devices are Pb-Free and are RoHS Compliant

Typical Applications

- DC-DC Converters
- System Voltage Rails

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)


Parai	Parameter			Q1	Q2	Unit
Drain-to-Source Volt	Drain-to-Source Voltage			30	30	٧
Gate-to-Source Volta	o-Source Voltage			+16 -12	+16 -12	V
Continuous Drain Current R _{AJC}		T _C = 25°C	I _D	80	80	Α
(Note 3)	Steady	T _C = 85°C		58	58	
Power Dissipation R ₀ JC (Note 3)	State	T _A = 25°C	P _D	26	26	W
Continuous Drain		T _A = 25°C	I _D	21.1	21.1	Α
Current R _{θJA} (Notes 1, 3)	Steady	T _A = 85°C		15.2	15.2	
Power Dissipation R _{0JA} (Notes 1, 3)	State	T _A = 25°C	P _D	1.79	1.79	W
Continuous Drain		T _A = 25°C	I _D	16.1	16.1	Α
Current R _{θJA} (Notes 2, 3)	Steady	T _A = 85°C		11.6	11.6	
Power Dissipation R _{0JA} (Notes 2, 3)	State	T _A = 25°C	P _D	1.04	1.04	W
Pulsed Drain Current	$T_A = 25^{\circ}$	C, t _p = 10 μs	I _{DM}	327	356	Α
Single Pulse Drain–to Energy Q1: I_L = 33.3 A_{pk} , L = Q2: I_L = 34.3 A_{pk} , L =	0.1 mH (f	Note 4)	E _{AS}	55.4	58.8	mJ
Operating Junction and	T _J , T _{stg}	-55 to	+ 150	°C		
Lead Temperature for Purposes (1/8" from (TL	26	30	°C		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Surface-mounted on FR4 board using a 1 in² pad size, 2 oz. Cu pad.
- 2. Surface-mounted on FR4 board using minimum pad size, 2 oz. Cu pad.
- 3. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted. Actual continuous current will be limited by thermal & electro–mechanical application board design. $R_{\theta,JC}$ is determined by the user's board design.
- Q1 100% UIS tested at L = 0.1 mH, IAS = 21.1 A.
 Q2 100% UIS tested at L = 0.1 mH, IAS = 21.1 A.
- 5. This device is Class 1B ESD HBM Rating.

FET	V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX		
Q1	30 V	2.5 mΩ @ 10 V		80 A	
Qı		3.0 m Ω @ 4.5 V	80 A		
Q2	30 V	2.5 m Ω @ 10 V	80 A		
Q2	30 V	3.0 m Ω @ 4.5 V	60 A		

ELECTRICAL CONNECTION





WQFN12 3.3X3.3, 0.65P CASE 510CJ

MARKING DIAGRAM



3ESN = Specific Device Code A = Assembly Location

Y = Year
WW = Work Week
ZZ = Assembly Lot Code

ORDERING INFORMATION

Device	Package	Shipping [†]
NTTFD2D8N03P1E	WQFN12 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Q1 Max	Q2 Max	Unit
Junction-to-Case - Steady State (Notes 1, 3)	$R_{ heta JC}$	4.8	4.8	°C/W
Junction-to-Ambient - Steady State (Notes 1, 3)	$R_{ hetaJA}$	70	70	
Junction-to-Ambient - Steady State (Notes 2, 3)	$R_{ heta JA}$	120	120	

ELECTRICAL CHARACTERISTICS /T

Parameter	Symbol	Test Condition	FET	Min	Тур	Max	Unit	
OFF CHARACTERISTICS	<u> </u>							
Drain-to-Source Breakdown	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	Q1	30			.,	
Voltage		V _{GS} = 0 V, I _D = 1 mA		30			·	
Drain-to-Source Breakdown	V _{(BR)DSS} /	$V_{(BR)DSS}$ / $I_D = 1 \text{ mA, ref to } 25^{\circ}\text{C}$			17.9			
Voltage Temperature Coefficient	TJ	I _D = 1 mA, ref to 25°C	Q2		17.2		mV/°C	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 \text{ V},$ $T_{J} = 25^{\circ}\text{C}$	Q1			1.0		
		V _{DS} = 24 V	Q2			1.0	μΑ	
Gate-to-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = +16 \text{ V} / -12 \text{ V}$	Q1			±100		
Current		$V_{DS} = 0 \text{ V}, V_{GS} = +16 \text{ V} / -12 \text{ V}$	Q2			±100	nA	
ON CHARACTERISTICS (Note 6)								
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = 400 \mu A$	Q1	1.2		2.2	.,	
	`	$V_{GS} = V_{DS}, I_D = 400 \mu A$		1.2		2.2	V	
Negative Threshold	V _{GS(TH)} /T _J	I_D = 400 μ A, ref to 25°C	Q1		-4.3			
Temperature Coefficient		I_D = 400 μ A, ref to 25°C	Q2		-4.5		mV/°C	
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D = 18 A	Q1		2.0	2.5	- mΩ	
	-	V _{GS} = 4.5 V, I _D = 16 A			2.6	3.0		
		V _{GS} = 10 V, I _D = 18 A	Q2		1.8	2.5		
		V _{GS} = 4.5 V, I _D = 16 A			2.4	3.0		
Forward Transconductance	9FS	V _{DS} = 5 V, I _D = 18 A	Q1		129			
		V _{DS} = 5 V, I _D = 18 A	Q2		141		S	
Gate-Resistance	R_{G}	T _A = 25°C	Q1		0.68			
			Q2		0.75		Ω	
CHARGES, CAPACITANCES & C	SATE RESISTA	NCE						
Input Capacitance	C _{ISS}		Q1		1500		_	
			Q2		1521		pF	
Output Capacitance	C _{OSS}		Q1		483			
		$V_{GS} = 0 \text{ V}, V_{DS} = 15 \text{ V}, f = 1 \text{ MHz}$	Q2		498		pF	
Reverse Transfer Capacitance	Transfer Capacitance C _{RSS}		Q1		29		_	
			Q2		22		pF	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. Pulse Test: pulse width $\leq 300~\mu s$, duty cycle $\leq 2\%$.

7. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition	n	FET	Min	Тур	Max	Unit	
CHARGES, CAPACITANCES	& GATE RESIST	ANCE				•			
Total Gate Charge	Q _{G(TOT)}			Q1		9.5			
				Q2		9.3		nC	
Gate-to-Drain Charge	Q_{GD}	Q1: V _{GS} = 4.5 V, V _{DS} = 15 V; I _D = 18 A		Q1		2.0		.0	
		Q2: V _{GS} = 4.5 V, V _{DS} = 19	5 V; I _D = 18 A	Q2		1.6		nC	
Gate-to-Source Charge	Q_{GS}	1		Q1		3.7		0	
				Q2		3.7		nC	
Total Gate Charge	Q _{G(TOT)}	Q1: V _{GS} = 10 V, V _{DS} = 15	5 V; I _D = 18 A	Q1		20.8			
		Q2: V _{GS} = 10 V, V _{DS} = 15	5 V; I _D = 18 A	Q2		20.5		nC	
SWITCHING CHARACTERIST	ICS, VGS = 4.5	V (Note 7)							
Turn-On Delay Time	t _{d(ON)}			Q1		13			
				Q2		13.3		ns	
Rise Time	t _r]		Q1		5.5		ns	
		V _{GS} = 4.5 V	V D 60	Q2		5.8			
Turn-Off Delay Time	t _{d(OFF)}	Q1: I _D = 18 A, V _{DD} = 15 Q2: I _D = 18 A, V _{DD} = 15		Q1		18.9			
				Q2		19		ns	
Fall Time	t _f	1		Q1		5.5			
				Q2		5.5		ns	
SWITCHING CHARACTERIST	ICS, VGS = 10 \	/ (Note 7)							
Turn-On Delay Time	t _{d(ON)}			Q1		8.4		- ns	
				Q2		8.7			
Rise Time	t _r			Q1		2			
		V _{GS} = 10 V	V D 00	Q2		2		ns	
Turn-Off Delay Time	t _{d(OFF)}	Q1: I _D = 18 A, V _{DD} = 15 Q2: I _D = 18 A, V _{DD} = 15		Q1		26.3			
				Q2		26.3		ns	
Fall Time	t _f	1		Q1		3.8			
				Q2		3.6		ns	
DRAIN-SOURCE DIODE CHA	RACTERISTICS	3							
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V,	T _J = 25°C	Q1		0.8	1.2		
		I _S = 18 A	T _J = 125°C			0.67		.,	
		V _{GS} = 0 V,	T _J = 25°C	Q2		0.8	1.2	V	
		I _S = 18 A	T _J = 125°C			0.66			
Reverse Recovery Time	t _{RR}			Q1		30			
		$V_{GS} = 0 \text{ V}, V_{DD} = 15 \text{ V}$ Q1: $I_S = 18 \text{ A}, dI_S/dt = 100 \text{ A/}\mu\text{s}$ Q2: $I_S = 18 \text{ A}, dI_S/dt = 100 \text{ A/}\mu\text{s}$		Q2		29		ns	
Reverse Recovery Charge	Q _{RR}			Q1		13			
			Q2		12.5		nC		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.

7. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS - Q1




Figure 6. Drain-to-Source Leakage Current vs. Voltage

Figure 5. On-Resistance Variation with

Temperature




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Safe Operating Area




Figure 12. $I_{\mbox{\scriptsize PEAK}}$ vs. Time in Avalanche




Figure 13. Thermal Characteristics




Figure 18. On-Resistance Variation with Temperature

Figure 19. Drain-to-Source Leakage Current vs. Voltage




Figure 20. Capacitance Variation




Figure 21. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 22. Resistive Switching Time Variation vs. Gate Resistance




Figure 23. Diode Forward Voltage vs. Current




Figure 24. Safe Operating Area




Figure 25. $I_{\mbox{\scriptsize PEAK}}$ vs. Time in Avalanche

TYPICAL CHARACTERISTICS - Q2




Figure 26. Thermal Characteristics


POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





WQFN12 3.3X3.3, 0.65P CASE 510CJ **ISSUE A**

DATE 08 AUG 2022




FRONT VIEW


NOTES:


SEE

DETAIL A


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
- COPLANARITY APPLIES TO THE EXPOSED
- 4. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
- 5. IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.







MILLIMETERS DIM MIN NOM MAX 0.70 0.75 0.80 Α 0.00 A1 0.05 АЗ 0.20 REF 0.27 0.32 0.37 b D 3.30 3.40 3.20 D2 1.34 1.44 1.54 D3 0.10 0.20 0.30 Ε 3.20 3.30 3.40 1.09 1.29 F2 1.19 E3 0.20 0.30 0.40 е 0.65 BSC 0.325 BSC e/2 1.24 BSC е1 k 0.33 REF k1 0.43 REF 0.44 0.54 L 0.64 L1 0.19 0.29 0.39 L3 0.15 0.25 0.35



GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code = Assembly Location

= Year WW = Work Week

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "", may or may not be present. Some products may not follow the Generic Marking.

LAND PATTERN
RECOMMENDATION
*FOR ADDITIONAL INFORMATION ON OUF
PB-FREE STRATEGY AND SOLDERING
DETAILS, PLEASE DOWNLOAD THE ON
SEMICONDUCTOR SOLDERING AND
MOUNTING TECHNIQUES REFERENCE
MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13806G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	WQFN12 3.3X3.3, 0.65P		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative