

MOSFET – Power, Dual N-Channel

40 V, 23 mΩ, 25 A

NVLJWD023N04CL

Features

- Small Footprint for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	40	V
Gate-to-Source Voltage			V_{GS}	±20	V
Continuous Drain	Steady State	T _C = 25°C	I _D	25	Α
Current R _{θJC} (Notes 1, 3)		T _C = 100°C		18	
Power Dissipation		T _C = 25°C	P_{D}	24	W
R _{θJC} (Note 1)		T _C = 100°C		12	
Continuous Drain		T _A = 25°C	I _D	7	Α
Current R _{θJA} (Notes 1, 2, 3)	Steady	T _A = 100°C		5	
Power Dissipation	State	T _A = 25°C	P_{D}	2	W
R _{θJA} (Notes 1, 2)		T _A = 100°C		1	
Pulsed Drain Current	$T_A = 25^{\circ}C$, $t_p = 10 \mu s$		I _{DM}	104	Α
Operating Junction and Storage Temperature Range			T _J , T _{stg}	-55 to +175	°C
Source Current (Body Diode)			Is	20	Α
Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 1.5 A)			E _{AS}	25	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	6.3	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	74	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX	
40 V	23 mΩ @ 10 V	25 A	
40 V	33 mΩ @ 4.5 V	207	

ELECTRICAL CONNECTION



Dual N-Channel MOSFET



WDFNW6 (2.2x2.3) CASE 515AS

MARKING DIAGRAM

023N ALYW

023N = Specific Device Code A = Assembly Location

L = Wafer Lot Y = Year W = Work Week

ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Cond	lition	Min	Тур	Max	Unit	
OFF CHARACTERISTICS					•	•	•	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = 250 μA		40			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /				18		mV/°C	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 V$	T _J = 25 °C			10	μΑ	
		V _{DS} = 40 V	T _J = 125°C			100	1	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _G	_S = 20 V			100	nA	
ON CHARACTERISTICS (Note 4)					•	•	•	
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D} = 13 \mu A$		1.2		2.0	V	
Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-5.5		mV/°C	
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 5 A		20	23	mΩ	
		V _{GS} = 4.5 V	I _D = 5 A		27	33	1 '	
Forward Transconductance	9FS	V _{DS} = 10 V, I _D = 5 A			17		S	
CHARGES, CAPACITANCES & GATE R	ESISTANCE							
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 25 V			440		pF	
Output Capacitance	C _{OSS}				210		1	
Reverse Transfer Capacitance	C _{RSS}				8		1	
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 4.5 V, V _{DS} = 32 V; I _D = 5 A			4		nC	
Total Gate Charge	Q _{G(TOT)}				9		nC	
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = 10 \text{ V}, V_{DS} = 32 \text{ V}; I_D = 5\text{A}$			0.9		nC	
Gate-to-Source Charge	Q_{GS}				1.6			
Gate-to-Drain Charge	Q_GD				1.3			
Plateau Voltage	V_{GP}				3		V	
SWITCHING CHARACTERISTICS (Note	5)				•	•	•	
Turn-On Delay Time	t _{d(ON)}				5		ns	
Rise Time	t _r	V _{GS} = 10 V. V _F	ne = 32 V.		2		1	
Turn-Off Delay Time	t _{d(OFF)}	V_{GS} = 10 V, V_{DS} = 32 V, I_D = 5 A, R_G = 6 Ω			16		1	
Fall Time	t _f				3			
DRAIN-SOURCE DIODE CHARACTERIS	STICS				•	•		
Forward Diode Voltage	V_{SD}	$V_{GS} = 0 V$, $I_S = 5 A$	T _J = 25°C		0.85	1.2	V	
			T _J = 125°C		0.73		1	
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 5 \text{ A}$			19		ns	
Charge Time	t _a				9.7		1	
Discharge Time	t _b				9.8		1	
Reverse Recovery Charge	Q _{RR}				8		nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width $\leq 300~\mu s$, duty cycle $\leq 2\%$.

5. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 5. On–Resistance Variation with Temperature


T_J, JUNCTION TEMPERATURE (°C)

-50 -25

Figure 6. Drain-to-Source Leakage Current vs. Voltage

V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V)

TYPICAL CHARACTERISTICS



www.onsemi.com

Figure 12. I_{PEAK} vs. Time in Avalanche

Figure 11. Safe Operating Area

TYPICAL CHARACTERISTICS




Figure 13. Transient Thermal Response Curve

DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NVLJWD023N04CLTAG	023N	WDFNW6 (Pb-Free, Wettable Flanks)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

WDFNW6 2.2x2.3, 0.8P

CASE 515AS ISSUE O

A В

SEATING PLANE

NDTE 3

NOTE 5

C

₽6X L

6X b

⊕ 0.10 C A B 0.05 C

TOP VIEW

C-

SIDE VIEW

BOTTOM VIEW

DETAIL B

5X D5-

// 0.10 C

0.08 C

NOTE 4

DETAIL A


2X E2


PIN ONE


REFERENCE

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
 DIMENSION 6 APPLIES TO PLATED TERMINALS AND IS
 MEASURED BETWEEN 0.15 AND 0.30MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
 POSITIONAL TOLERANCE APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.








DETAIL A

	MILLIMETERS				
DIM	MIN.	N□M.	MAX.		
Α	0.70	0.75	0.80		
A1	0.00		0.05		
A3	0.20 REF				
Α4	0.10				
b	0.25	0.30	0.35		
D	2.10	2.20	2.30		
D2	0.72	0.77	0.82		
E	2.20	2.30	2.40		
E2	1.05	1.10	1.15		
е	0.80 B2C				
K	0.25 REF				
K2	0.30 REF				
L	0.30	0.35	0.40		
L3			0.09		



For additional information on our Pb-Free strategy and soldering details, please download the IIN Semiconductor Soldering and Mounting Techniques Reference Manual, SILDERRHV.



onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative