

# VIPer01B

**Datasheet - production data** 

# Energy saving off-line high voltage converter



## Features

- 800 V avalanche-rugged power MOSFET allowing ultra wide V<sub>AC</sub> input range to be covered
- Embedded HV startup and sense-FET
- Current mode PWM controller
- Drain current limit protection (OCP)
- Wide supply voltage range: 4.5 V to 30 V
- Self-supply option allows the auxiliary winding or bias components to be removed
- Minimized system input power consumption:
  - Less than 10 mW at 230  $V_{AC}$  in no-load condition
  - Less than 400 mW at 230 V<sub>AC</sub> with 250 mW load
- Jittered switching frequency reduces the EMI filter cost:
  - 60 kHz ± 7% (type L)
  - 120 kHz ± 7% (type H)
- Embedded E/A with 1.2 V reference
- Protections with automatic restart: overload/short-circuit (OLP), line or output OVP, V<sub>CC</sub> clamp
- Pulse-skip protection to prevent flux-runaway
- Embedded thermal shutdown
- Built-in soft-start for improved system reliability

## Applications

- Low power SMPS for home appliances, building and home control, small industrial, consumers, lighting, motion control
- · Low power adapters

## Description

The device is a high voltage converter smartly integrating an 800 V avalanche-rugged power MOSFET with PWM current mode control. The power MOSFET with 800 V breakdown voltage allows the extended input voltage range to be applied, as well as the size of the DRAIN snubber circuit to be reduced. This IC meets the most stringent energy-saving standards as it has very low consumption and operates in pulse frequency modulation under light load. The design of flyback, buck and buck boost converters is supported. The integrated HV startup, sense-FET, error amplifier and oscillator with jitter allow a complete application to be designed with the minimum number of components.

#### Figure 1. Basic application schematic



This is information on a product in full production.

# Contents

1	Pin s	etting
2	Elect	trical and thermal ratings7
	Electr	rical characteristics
3	Туріс	cal electrical characteristics13
4	Gene	eral description
	4.1	Block diagram
	4.2	Typical power capability 17
	4.3	Primary MOSFET 18
	4.4	High voltage startup
	4.5	Soft-start
	4.6	Oscillator
	4.7	Pulse-skipping 21
	4.8	Direct feedback 22
	4.9	Secondary feedback 23
	4.10	Pulse frequency modulation 23
	4.11	Overload protection
	4.12	VCC clamp protection 24
	4.13	Disable function
	4.14	Thermal shutdown
5	Appl	ication information
	5.1	Typical schematics
	5.2	Energy saving performance 31
	5.3	Layout guidelines and design recommendations
6	Pack	age information
	6.1	SSOP10 package information 34



7	Ordering information	3
8	Revision history	3



# List of tables

Table 1.	Pin description
Table 2.	Absolute maximum ratings
Table 3.	Thermal data
Table 4.	Avalanche characteristics
Table 5.	Power section
Table 6.	Supply section
Table 7.	Controller section
Table 8.	Typical power
Table 9.	Power supply efficiency, V <sub>OUT</sub> = 5 V
Table 10.	SSOP10 package mechanical data
Table 11.	Order code
Table 12.	Document revision history



# List of figures

Figure 1.	Basic application schematic	1
Figure 2.	Connection diagram	
Figure 3.	$R_{thJA/}(R_{thJA} \text{ at } A = 100 \text{ mm}^2)$	8
Figure 4.	I <sub>DLIM</sub> vs. T <sub>J</sub>	. 13
Figure 5.	F <sub>OSC</sub> vs. T <sub>J</sub>	. 13
Figure 6.	V <sub>HV START</sub> vs. T <sub>J</sub>	. 13
Figure 7.	V <sub>FB REF</sub> vs. T <sub>J</sub>	
Figure 8.	Quiescent current lq vs. T <sub>1</sub>	
Figure 9.	Operating current I <sub>CC</sub> vs. T <sub>J</sub>	
Figure 10.	I <sub>CH1</sub> vs. T <sub>J</sub>	
Figure 11.	$I_{CH1}$ vs. $V_{DRAIN}$	
Figure 12.	$I_{CH2}$ vs. $T_J$ .	
Figure 13.	$I_{CH2}$ vs. $V_{DRAIN}$	
Figure 14.	$I_{CH3}$ vs. $T_J$	
Figure 15.	$I_{CH3}$ vs. $V_{DRAIN}$	
Figure 16.	$G_M$ vs. $T_J$	
Figure 17.	$I_{COMP}$ vs. $T_J$	
Figure 18.	$R_{DS(on)}$ vs. $T_J$	
Figure 19.	Static drain-source on-resistance	
Figure 20.	V <sub>BVDSS</sub> vs. T <sub>J</sub>	
Figure 21.	Output characteristic.	
Figure 22.	SOA SSOP10 package.	
Figure 23.	Maximum avalanche energy vs. T <sub>J</sub>	
Figure 24.	Block diagram	
Figure 25.	IC supply modes: self-supply and external supply	
Figure 26.	Power-ON and power-OFF.	
Figure 27.	Soft startup	
Figure 28.	Pulse-skipping during startup	
Figure 29.	Short-circuit condition .	
Figure 30.	Connection for input overvoltage protection (isolated or non-isolated topologies)	
Figure 31.	Connection for output overvoltage protection (non-isolated topologies).	
Figure 32.	Thermal shutdown timing diagram	
Figure 33.	Flyback converter (non-isolated)	
Figure 34.	Flyback converter with line OVP (non-isolated)	
Figure 35.	Flyback converter (isolated)	
Figure 36.	Primary side regulation isolated flyback converter	
Figure 37.	Buck converter (positive output)	
Figure 38.	Buck-boost converter (negative output)	
Figure 39.	$P_{IN}$ versus $V_{IN}$ in no-load, $V_{OUT}$ = 5 V	
Figure 40.	$P_{IN}$ versus $V_{IN}$ in light load, $V_{OUT}$ = 5 V	
Figure 41.	Recommended routing for flyback converter	
Figure 42.	Recommended routing for buck converter	
Figure 43.	SSOP10 package outline	
Figure 44.	SSOP10 recommended footprint	. 35
0		



# 1 Pin setting



#### Figure 2. Connection diagram

#### Table 1. Pin description

SSOP10	Name	Function
1	GND	<b>Ground and MOSFET source.</b> Connection of source of the internal MOSFET and the return of the bias current of the device. All groundings of bias components must be tied to a trace going to this pin and kept separate from the pulsed current return.
2	VCC	<b>Controller supply.</b> An external storage capacitor has to be connected across this pin and GND. The pin, internally connected to the high voltage current source, provides the VCC capacitor charging current at startup and during steady-state operation, if the self-supply mode is selected. A small bypass capacitor (0.1 $\mu$ F typ.) in parallel, placed as close as possible to the IC, is also recommended, for noise filtering purpose.
3	DIS	<b>Disable.</b> If its voltage exceeds the internal threshold $V_{DIS\_th}$ (1.2 V typ.) for more than $t_{DEB}$ time (1 ms, typ.), the PWM is disabled in auto-restart mode. An input overvoltage protection can be built by connecting a voltage divider between DIS pin and the rectified mains. In case of non-isolated topologies, with the same principle an output overvoltage protection can be implemented. If the disable function is not required, DIS pin must be soldered to GND, which excludes the function.
4	FB	<b>Direct feedback.</b> It is the inverting input of the internal transconductance E/A, which is internally referenced to 1.2 V with respect to GND. In case of non- isolated converter, the output voltage information is directly fed into the pin through a voltage divider. In case of primary regulation, the FB voltage divider is connected to the VCC. The E/A is disabled soldering FB to GND.
5	COMP	<b>Compensation.</b> It is the output of the internal E/A. A compensation network is placed between this pin and GND to achieve stability and good dynamic performance of the control loop. In case of secondary feedback, the internal E/A must be disabled and the COMP directly driven by the optocoupler to control the DRAIN peak current setpoint.
6 to 10	DRAIN	<b>MOSFET drain.</b> The internal high voltage current source sinks current from this pin to charge the VCC capacitor at startup and during steady-state operation. These pins are mechanically connected to the internal metal PAD of the MOSFET in order to facilitate heat dissipation. On the PCB, copper area must be placed under these pins in order to decrease the total junction-to-ambient thermal resistance thus facilitating the power dissipation.



# 2 Electrical and thermal ratings

Symbol	Pin	Parameter <sup>(1)</sup> , <sup>(2)</sup>	Min.	Max.	Unit
$V_{DS}$	6 to 10	Drain-to-source (ground) voltage	-0.3	800	V
I <sub>DRAIN</sub>	6 to 10	Pulsed drain current (pulse-width limited by SOA)	-	2	A
V <sub>CC</sub>	2	VCC voltage	-0.3	Internally limited	V
I <sub>CC</sub>	2	VCC internal Zener current (pulsed)		45 <sup>(3)</sup>	mA
V <sub>DIS</sub>	3	DIS voltage	-0.3	4.25 <sup>(4)</sup>	V
$V_{FB}$	4	FB voltage	-0.3	4.25 <sup>(4)</sup>	V
V <sub>COMP</sub>	5	COMP voltage	-0.3	5.25 <sup>(4)</sup>	V
P <sub>TOT</sub>	-	Power dissipation at T <sub>amb</sub> < 50 °C		1 <sup>(5)</sup>	W
Τ <sub>J</sub>	-	Junction temperature operating range	-40	150	°C
T <sub>STG</sub>	-	Storage temperature	-55	150	°C

Table 2. Absolute maximum ratings

1. Stresses beyond those listed absolute maximum ratings may cause permanent damage to the device.

2. Exposure to absolute-maximum-rated conditions for extended periods may affect the device reliability.

3. Pulse-width limited by maximum power dissipation,  $P_{TOT}$ .

4. The AMR value is intended when VCC  $\geq$  5 V, otherwise the value VCC + 0.3 V has to be considered.

5. When mounted on a standard single side FR4 board with 100 mm<sup>2</sup> (0.1552 inch) of Cu (35  $\mu$ m thick).

Symbol	Parameter	Max. value	Unit	
Symbol			Unit	
R <sub>thJP</sub>	R <sub>thJP</sub> Thermal resistance junction-pin			
R <sub>thJA</sub> <sup>(1)</sup>	Thermal resistance junction-ambient (dissipated power 1 W)	145	°C/W	
rthJA` ′	Thermal resistance junction-ambient (dissipated power 1 W) <sup>(2)</sup>	90		

Table 3. Thermal data

1. Derived by characterization.

2. When mounted on a standard single side FR4 board with 100 mm<sup>2</sup> (0.155<sup>2</sup> inch) of Cu (35 µm thick).





Figure 3.  $R_{thJA}$  ( $R_{thJA}$  at A = 100 mm<sup>2</sup>)

Table 4. Avalanche characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>AR</sub>	Avalanche current	Repetitive and non-repetitive Pulse-width limited by T <sub>Jmax</sub>	-	-	0.8	А
E <sub>AS</sub>	Single pulse avalanche energy <sup>(1)</sup>	L = 1 mH $I_{AS}$ = 0.8 A $V_{DS}$ = 50 V $R_G$ = 47 $\Omega$ Starting $T_J$ = 25 °C	-	-	1	mJ

1. Parameter derived by characterization.



## **Electrical characteristics**

 $T_j$  = -40 to 125 °C,  $V_{CC}$  = 9 V (unless otherwise specified).

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V <sub>BVDSS</sub>	Breakdown voltage	I <sub>DRAIN</sub> = 1 mA V <sub>COMP</sub> = GND T <sub>J</sub> = 25 °C	800	-	-	v	
I <sub>DSS</sub>	Drain-source leakage current	akage current $VDS = 400 V$ $V_{COMP} = GND$ $T_{J} = 25 °C$		-	1		
I <sub>OFF</sub>	OFF-state drain current	$V_{DRAIN}$ = max.rating $V_{COMP}$ = GND $T_{J}$ = 25 °C	-	-	45	μA	
P	Static drain-source ON-resistance	I <sub>DRAIN</sub> = 360 mA T <sub>J</sub> = 25 °C	-	-	30	Ω	
R <sub>DS(on)</sub>		I <sub>DRAIN</sub> = 360 mA T <sub>J</sub> = 125 °C	-	-	60	52	
C <sub>OSS EQ</sub>	Equivalent output capacitance	V <sub>GS</sub> = 0 V <sub>DS</sub> = 0 to 640 V T <sub>J</sub> = 25 °C	-	10	-	pF	

Table			
l aple	5. F	ower	section

#### Table 6. Supply section

					1	
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
High voltage s	tart-up current source					
V <sub>BVDSS_SU</sub>	Breakdown voltage of start-up MOSFET	T <sub>J</sub> = 25 °C	800	-	-	V
V <sub>HV_START</sub>	Drain-source start-up voltage	-	-	-	18	V
R <sub>G</sub>	Start-up resistor	V <sub>FB</sub> > V <sub>FB_REF</sub> V <sub>DRAIN</sub> = 400 V V <sub>DRAIN</sub> = 600 V	22	30	38	MΩ
I <sub>CH1</sub>	VCC charging current at startup	V <sub>DRAIN</sub> = 100 V V <sub>CC</sub> = 0 V	1.4	1.9	2.4	
I <sub>CH2</sub>	VCC charging current at startup	V <sub>FB</sub> > V <sub>FB_REF</sub> V <sub>DRAIN</sub> = 100 V V <sub>CC</sub> = 6 V	3.5	4.5	5.5	mA
I <sub>CH3</sub> <sup>(1)</sup>	Max. VCC charging current in self-supply	VF <sub>FB</sub> > V <sub>FB_REF</sub> V <sub>DRAIN</sub> = 100 V V <sub>CC</sub> = 6 V	7.6	8.8	10	
IC supply and	consumptions					-
V <sub>CC</sub>	Operating voltage range	V <sub>GND</sub> = 0 V	4.5	-	30	V
V <sub>CCclamp</sub>	Clamp voltage	I <sub>CC</sub> = I <sub>clamp_max</sub>	30	32.5	35	V



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>clamp max</sub>	Clamp shutdown current	(2)	-	30	-	mA
t <sub>clamp max</sub>	Clamp time before shutdown	-	325	500	675	μs
V <sub>CCon</sub>	VCC start-up threshold	V <sub>FB</sub> = 1.2 V V <sub>DRAIN</sub> = 400 V	7.5	8	8.5	V
V <sub>CSon</sub>	HV current source turn-on threshold	V <sub>CC</sub> falling	4	4.25	4.5	V
V <sub>CCoff</sub>	UVLO	V <sub>FB</sub> = 1.2 V V <sub>DRAIN</sub> = 400 V	3.75	4	4.25	V
۱ <sub>q</sub>	Quiescent current	Not switching V <sub>FB</sub> > V <sub>FB_REF</sub>	-	0.3	0.45	А
	Operating cupply current quitching	V <sub>DS</sub> = 150 V V <sub>COMP</sub> = 1.2 V F <sub>OSC</sub> = 60 kHz	-	0.85	1.25	
Icc	Operating supply current, switching	V <sub>DS</sub> = 150 V V <sub>COMP</sub> = 1.2 V F <sub>OSC</sub> = 120 kHz	-	1	1.5	mA

Table 6. Supply section (continued)

1. Current supplied during the main MOSFET OFF time only.

2. Parameter assured by design and characterization.

Table	7.	<b>Controller section</b>
10010		

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
E/A	E/A						
$V_{FB\_REF}$	Reference voltage	-	1.175	1.2	1.225	V	
$V_{FB_{DIS}}$	E/A disable voltage	-	150	180	210	mV	
I <sub>FB PULL UP</sub>	Pull-up current	-	0.9	1	1.1	μA	
G <sub>M</sub>	Transconductance	V <sub>COMP</sub> = 1.5 V V <sub>FB</sub> > V <sub>FB_REF</sub>	350	500	650	µA/V	
I <sub>COMP1</sub>	Max. source current	V <sub>COMP</sub> = 1.5 V V <sub>FB</sub> = 0.5 V	65	100	135	μA	
I <sub>COMP2</sub>	Max. sink current	V <sub>FB</sub> = 2 V V <sub>COMP</sub> = 1.5 V	70	105	140	μA	
R <sub>COMP(DYN)</sub>	Dynamic resistance	V <sub>COMP</sub> = 2.7 V V <sub>FB</sub> = GND	50	58	66	kΩ	
V <sub>COMPH</sub>	Current limitation threshold	-	-	3	-	V	
V <sub>COMPL</sub>	PFM threshold	-	-	0.8	-	V	



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
OLP and timi	ng					L
	Denie ausent linzitation	T <sub>J</sub> = 25 °C VIPer012BHS	228	240	252	mA
I <sub>DLIM</sub>	Drain current limitation	T <sub>J</sub> = 25 °C VIPer013BLS	342	360	378	mA
l <sup>2</sup> f	Power coefficient	I <sub>DLIM_TYP</sub> <sup>2</sup> x F <sub>OSC_TYP</sub>	0.9 ·I <sup>2</sup> f	l <sup>2</sup> f	1.1 ·l <sup>2</sup> f	A <sup>2</sup> ∙kHz
	rain ourrant limitation at light load	$T_J = 25 \degree C$ $V_{COMP} = V_{COMPL}^{(1)}$ VIPer012BHS	45	65	85	
I <sub>DLIM_</sub> PFM	rain current limitation at light load	$T_J = 25 \degree C$ $V_{COMP} = V_{COMPL}^{(1)}$ VIPer013BLS	60	80	100	mA
V <sub>DISth</sub>	Disable threshold voltage	$V_{CC} = 9 V$ $V_{COMP} = 1 V$ $V_{FB} = V_{FB_{REF}}$	1.15	1.2	1.25	V
t <sub>DIS</sub>	Debounce time before DIS protection tripping	-	0.65	1	1.35	ms
t <sub>DIS_RESTART</sub>	Restart time after DIS protection tripping	-	325	500	675	ms
t <sub>OVL</sub>	Overload delay time	-	45	50	55	ms
+	May, avarland dalay time	VIPer013BLS F <sub>OSC</sub> = F <sub>OSC MIN</sub>	180	200	220	<b>m</b> 0
t <sub>ovl_max</sub>	Max. overload delay time	VIPer012BHS F <sub>OSC</sub> = F <sub>OSC MIN</sub>	360	400	440	ms
t <sub>SS</sub>	Soft-start time	-	5	8	11	ms
t <sub>on_MIN</sub>	Minimum turn-on time	$V_{CC} = 9 V$ $V_{COMP} = 1 V$ $V_{FB} = V_{FB_REF}$	250	-	360	ns
t <sub>RESTART</sub>	Restart time after fault	-	0.65	1	1.35	S
Oscillator						
F <sub>OSC</sub>	Switching frequency	T <sub>J</sub> = 25 °C VIPer013BLS	54	60	66	kHz
		T <sub>J</sub> = 25 °C VIPer012BHS	108	120	132	
F <sub>OSC_MIN</sub>	Minimum switching frequency	$T_{\rm J}$ = 25 °C <sup>(2)</sup>	13.5	15	16.5	kHz
F <sub>D</sub>	Modulation depth	(3)	-	±7 F <sub>OSC</sub>	-	%

Table 7.	Controller	section	(continued)
			(



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
F <sub>M</sub>	Modulation frequency	(3)	-	260	-	Hz
D <sub>MAX</sub>	Max. duty cycle	(3)	70	-	80	%
Thermal shutdown						
TSD	Thermal shutdown temperature	(3)	150	160	-	°C

Table 7. Controller section (continued)

1. See Section 4.10: Pulse frequency modulation on page 23.

2. See Section 4.7: Pulse-skipping on page 21.

3. Parameter assured by design and characterization.



GIPD101220151344VRE

#### **Typical electrical characteristics** 3























# 4 General description

### 4.1 Block diagram



## 4.2 Typical power capability

#### Table 8. Typical power

Vin: 230 VAC		Vin: 85-265 VAC		
Adapter <sup>(1)</sup>	Open frame <sup>(2)</sup>	Adapter <sup>(1)</sup>	Open frame <sup>(2)</sup>	
7 W	8 W	4 W	4.5 W	

1. Typical continuous power in non-ventilated enclosed adapter measured at 50 °C ambient.

2. Maximum practical continuous power in an open frame design at 50 °C ambient, with adequate heat-sinking.



#### 4.3 Primary MOSFET

The primary switch is implemented with an avalanche-rugged N-channel MOSFET with minimum breakdown voltage 800 V,  $V_{BVDSS}$ , and maximum on-resistance of 30  $\Omega$ ,  $R_{DS(on)}$ . The sense-FET is embedded and it allows a virtually lossless current sensing. The MOSFET is embedded and it allows the HV voltage start-up operation.

The MOSFET gate driver controls the gate current during both turn-on and turn-off in order to minimize EMI. Under UVLO conditions the embedded pull-down circuit holds the gate low in order to ensure that the MOSFET cannot be turned on accidentally.

#### 4.4 High voltage startup

The embedded high voltage startup includes both the 800 V start-up FET, whose gate is biased through the resistor  $R_{G}$ , and the switchable HV current source, delivering the current IHV. The major portion of  $I_{HV}$ , ( $I_{CH}$ ), charges the capacitor connected to VCC. A minor portion is sunk by the controller block.

At startup, as the voltage across the DRAIN pin exceeds the V<sub>HV\_START</sub> threshold, the HV current source is turned on, charging linearly the C<sub>S</sub> capacitor. At the very beginning of the startup, when Cs is fully discharged, the charging current is low, I<sub>CH1</sub>, in order to avoid IC damaging in case V<sub>CC</sub> is accidentally shorted to GND. As V<sub>CC</sub> exceeds 1 V, I<sub>CH</sub> is increased to I<sub>CH2</sub> in order to speed up the charging of C<sub>S</sub>.

As V<sub>CC</sub> reaches the start-up threshold V<sub>CCon</sub> (8 V typ.) the chip starts operating, the primary MOSFET is enabled to switch, the HV current source is disabled and the device is powered by the energy stored in the C<sub>S</sub> capacitor.

In steady-state the IC supports two different kind of supplies: self-supply and external supply, as shown in *Figure 25*.





In self-supply only one capacitor  $C_S$  is connected to the VCC and the device is supplied by the energy stored in  $C_S$ . After the IC startup, due to its internal consumption, the VCC decays to  $V_{CCson}$  (4.25 V, typ.) and the HV current source is turned on delivering the current  $I_{CH3}$  until  $V_{CC}$  is recharged to  $V_{CCon}$ . The HV current source is reactivated when  $V_{CC}$  decays to  $V_{CCson}$  again. The  $I_{CH3}$  is supplied during the switching OFF time only. In external

DocID031727 Rev 1



supply the HV current source is always kept off by maintaining the V<sub>CC</sub> above V<sub>CSon</sub>. This can be obtained through a transformer auxiliary winding or a connection from the output, the latter in case of non-isolated topology only. In this case the residual consumption is given by the power dissipated on  $R_G$ , calculated as follows:

#### **Equation 1**

$$P = \frac{V_{INDC}^2}{R_G}$$

At the nominal input voltage, 230 V<sub>AC</sub>, the typical consumption ( $R_G$  = 30 M $\Omega$ ) is 3.5 mW and the worst-case consumption ( $R_G$  = 22 M $\Omega$ ) is 4.8 mW.

When the IC is disconnected from the mains, or there is a mains interruption, for some time the converter keeps on working, powered by the energy stored in the input bulk capacitor. When it is discharged below a critical value, the converter is no longer able to keep the output voltage regulated. During the power down, when the DRAIN voltage becomes too low, the HV current source ( $I_{HV}$ ) remains off and the IC is stopped as soon as the VCC drops below the UVLO threshold,  $V_{CCoff}$ .



Figure 26. Power-ON and power-OFF



#### 4.5 Soft-start

The internal soft-start function of the device progressively increases the cycle-by-cycle current limitation set point from zero up to IDLIM in 8 steps. The soft-start time, tSS, is internally set at 8 ms. This function is activated at any attempt of converter startup and at any restart after a fault event. The feature protects the system at the startup when the output load occurs like a short-circuit and the converter works at its maximum drain current limitation.





#### 4.6 Oscillator

The IC embeds a fixed frequency oscillator with jittering feature. The switching frequency is modulated by approximately ± 7% kHz F<sub>OSC</sub> at 260 Hz rate. The purpose of the jittering is to get a spread-spectrum action that distributes the energy of each harmonic of the switching frequency over a number of frequency bands, having the same energy on the whole but smaller amplitudes. This helps to reduce the conducted emissions, especially when measured with the average detection method or, which is the same, to pass the EMI tests with an input filter of smaller size than that needed in absence of jittering feature. Two options with different switching frequencies, FOSC, are available: 60 (L type) and 120 kHz (H type).



## 4.7 Pulse-skipping

The IC embeds a pulse-skip circuit that operates in the following ways:

- Each time the DRAIN peak current exceeds I<sub>DLIM</sub> level within t<sub>ON\_MIN</sub>, the switching cycle is skipped. The cycles can be skipped until the minimum switching frequency is reached, F<sub>OSC\_MIN</sub> (15 kHz).
- Each time the DRAIN peak current does not exceed I<sub>DLIM</sub> within t<sub>ON\_MIN</sub>, a switching cycle is restored. The cycles can be restored until the nominal switching frequency is reached, F<sub>OSC</sub> (60 or 120 kHz).

If the converter is operated at  $F_{OSC\_MIN}$ , the IC is turned off after the time  $t_{OVL\_MAX}$  (200 ms or 400 ms typ., depending on  $F_{OSC}$ ) and then automatically restarted with soft-start phase, after the time  $t_{RESTART}$  (1 s, typ.).

The protection is intended to avoid the so called "flux-runaway" condition often present at converter startup and due to the fact that the primary MOSFET, which is turned on by the internal oscillator, cannot be turned off before than the minimum on-time.

During the on-time, the inductor is charged by the input voltage and if it cannot be discharged by the same amount during the off-time, in every switching cycle there is an increase of the average inductor current, that can reach dangerously high values until the output capacitor is not charged enough to ensure the inductor discharge rate needed for the volt-second balance. This condition may happen at converter startup, because of the low output voltage.

In *Figure 28* the effect of pulse-skipping feature on the DRAIN peak current shape is shown (solid line), compared with the DRAIN peak current shape when pulse-skipping feature is not implemented (dashed line).

Providing more time for cycle-by-cycle inductor discharge when needed, this feature is effective by keeping low the maximum DRAIN peak current avoiding the flux-runaway condition.





#### 4.8 Direct feedback

The IC embeds a transconductance type error amplifier (E/A) whose inverting input, ground reference and output are FB and COMP, respectively. The internal reference voltage of the E/A is  $V_{FB\_REF}$  (1.2 V typical value referred to GND). In non-isolated topologies this tightly regulates positive output voltages through a simple voltage divider applied to the output voltage terminal, FB and GND.

The E/A output is scaled down and fed into the PWM comparator, where it is compared to the voltage across the sense resistor in series to the sense-FET, thus setting the cycle-by-cycle drain current limitation.

An R-C network connected on the output of the E/A (COMP) is usually used to stabilize the overall control loop.

The FB is provided with an internal pull-up to prevent a wrong IC behavior when the pin is accidentally left floating.

The E/A is disabled if the FB voltage is lower than  $V_{FB DIS}$  (200 mV, typ.).



### 4.9 Secondary feedback

When a secondary feedback is required, the internal E/A has to be disabled shorting FB to GND ( $V_{FB} < V_{FB\_DIS}$ ). With this setting, COMP is internally connected to a pre-regulated voltage through the pull-up resistor  $R_{COMP(DYN)}$ , (60 k $\Omega$ , typ.) and the voltage across COMP is set by the current sunk.

This allows the output voltage value to be set through an external error amplifier (TL431 or similar) placed on the secondary side, whose error signal is used to set the DRAIN peak current setpoint corresponding to the output power demand. If isolation is required, the error signal must be transferred through an optocoupler, with the phototransistor collector connected across COMP and GND.

## 4.10 Pulse frequency modulation

If the output load is decreased, the feedback loop reacts lowering the V<sub>COMP</sub> voltage, which reduces the DRAIN peak current setpoint, down to the minimum value of I<sub>DLIM\_PFM</sub> when the V<sub>COMPL</sub> threshold is reached.

If the load is furtherly decreased, the DRAIN peak current value is maintained at I<sub>DLIM\_PFM</sub> and some PWM cycles are skipped. This kind of operation is referred to as "pulse frequency modulation" (PFM), the number of the skipped cycles depends on the balance between the output power demand and the power transferred from the input. The result is an equivalent switching frequency which can go down to some hundreds Hz, thus reducing all the frequency-related losses.

This kind of operation, together with the extremely low IC quiescent current, allows very low input power consumption in no-load and light load, while the low DRAIN peak current value,  $I_{DLIM\_PFM}$ , prevents any audible noise which could arise from low switching frequency values. When the load is increased,  $V_{COMP}$  increases and PFM is exited.  $V_{COMP}$  reaches its maximum at  $V_{COMPH}$  and corresponding to that value, the DRAIN current limitation ( $I_{DLIM}$ ) is reached.

## 4.11 Overload protection

To manage the overload condition, the IC embeds the following main blocks: the OCP comparator to turn off the power MOSFET when the drain current reaches its limit ( $I_{DLIM}$ ), the up and down OCP counter to define the turn-off delay time in case of continuous overload ( $t_{OVL}$  = 50 ms typ.) and the timer to define the restart time after protection tripping ( $t_{RESTART}$  = 1 s typ.).

In case of short-circuit or overload, the control level on the inverting input of the PWM comparator is greater than the reference level fed into the inverting input of the OCP comparator. As a result, the cycle-by-cycle turn-off of the power switch is triggered by the OCP comparator instead of PWM comparator. Every cycle where this condition is met, the OCP counter is incremented and if the fault condition lasts longer than  $t_{OVL}$  (corresponding to the counter end-of-count), the protection is tripped, the PWM is disabled for  $t_{RESTART}$ , then it resumes switching with soft-start and, if the fault is still present, it is disabled again after  $t_{OVL}$ . The OLP management prevents IC from operating indefinitely at IDLIM and the low repetition rate of the restart attempts of the converter avoids IC overheating in case of repeated fault events.



After the fault removal, the IC resumes working normally. If the fault is removed earlier than the protection tripping (before  $t_{OVL}$ ), the  $t_{OVL}$ -counter is decremented on a cycle-by-cycle basis down to zero and the protection is not tripped. If the fault is removed during  $t_{RESTART}$ , the IC waits for the  $t_{RESTART}$  period has elapsed before resuming switching.

In fault condition the V<sub>CC</sub> ranges between V<sub>CSon</sub> and V<sub>CCon</sub> levels, due to the periodical activation of the HV current source recharging the V<sub>CC</sub> capacitor.





#### 4.12 VCC clamp protection

This protection can occur when the IC is supplied by auxiliary winding or diode from the output voltage, when an output overvoltage produces an increase of  $V_{CC}$ .

If VCC reaches the clamp level  $V_{CCclamp}$  (30 V, min. referred to GND) the current injected into the pin is monitored and if it exceeds the internal threshold  $I_{clamp_max}$  (30 mA, typ.) for more than  $t_{clamp_max}$  (500 µs, typ.), the PWM is disabled for  $t_{RESTART}$  (1 s, typ.) and then activated again in soft-start phase. The protection is disabled during the soft-start time.



#### 4.13 Disable function

When the voltage across the pin is externally pulled above  $V_{DIS\_th}$  (1.2 V typ.) for more than  $t_{DEB}$  (for instance by a voltage divider connected to some higher voltages), the PWM is disabled. If the voltage divider on the DIS pin is connected to the rectified mains, as shown in *Figure 30*, an input overvoltage protection can be built.





In case of non-isolated topologies, by following the same principle an output overvoltage protection can be built, as shown in *Figure 31*.





Figure 31. Connection for output overvoltage protection (non-isolated topologies)

If V<sub>OVP</sub> is the desired input/output overvoltage threshold, the resistors R<sub>H</sub> and R<sub>L</sub> of the voltage divider are to be selected according to the following formula:

#### **Equation 2**

$$R_{H} = (V_{OVP}/V_{DIS\_th} - 1) \cdot R_{L}$$

The power dissipation associated to the DIS network is:

#### **Equation 3**

$$P_{DIS}(V_{IN}) = P_{RH} + P_{RL} = \frac{(V_{IN} - V_{DIS})^2}{R_H} + \frac{V_{DIS}^2}{R_L}$$

in case of connection for the input overvoltage detection and

#### **Equation 4**

$$\mathsf{P}_{\mathsf{DIS}}(\mathsf{V}_{\mathsf{OUT}}) = \mathsf{P}_{\mathsf{RH}} + \mathsf{P}_{\mathsf{RL}} = \frac{(\mathsf{V}_{\mathsf{OUT}} - \mathsf{V}_{\mathsf{DIS}})^2}{\mathsf{R}_{\mathsf{H}}} + \frac{\mathsf{V}_{\mathsf{DIS}^2}}{\mathsf{R}_{\mathsf{L}}}$$

in case of connection for the output overvoltage detection.



## 4.14 Thermal shutdown

If the junction temperature becomes higher than the internal threshold TSD (160 °C, typ.), the PWM is disabled. After  $t_{RESTART}$  time, three switching cycles are performed, during which the temperature sensor embedded in the power MOSFET section is checked. If a junction temperature above  $T_{SD}$  is still measured, the PWM is maintained disabled for  $t_{RESTART}$  time, otherwise it resumes switching with soft-start phase.

During  $t_{RESTART} V_{CC}$  is maintained between  $V_{CSon}$  and  $V_{CCon}$  levels by the HV current source periodical activation. Such a behavior is summarized in *Figure 32*.







# **5** Application information

# 5.1 Typical schematics



Figure 34. Flyback converter with line OVP (non-isolated)



DocID031727 Rev 1





Figure 35. Flyback converter (isolated)

Figure 36. Primary side regulation isolated flyback converter











## 5.2 Energy saving performance

The device allows designing applications to be compliant with the most stringent energy saving regulations. In order to show the typical performance is achievable, the active mode average efficiency and the efficiency at 10% of the rated output power of a single output flyback converter have been measured and are reported in *Table 9*. In addition, no-load and light load consumptions are shown in *Figure 39* and *Figure 40*.

10% output load Active mode average Dim stars load from					
V <sub>IN</sub>	efficiency [%]	efficiency [%]	Pin at no-load [mW]		
115 V <sub>AC</sub>	72.2	74.6	4.5		
230 V <sub>AC</sub>	65.1	75.1	8.6		

Table 9. Power supply efficiency,  $V_{OUT} = 5 V$ 





Figure 40.  $P_{IN}$  versus  $V_{IN}$  in light load,  $V_{OUT}$  = 5 V



### 5.3 Layout guidelines and design recommendations

A proper printed circuit board layout ensures the correct operation of any switch-mode converter and this is true for the VIPer as well. The main reasons to have a proper PCB layout are:

- Providing clean signals to the IC, ensuring good immunity against external and switching noises.
- Reducing the electromagnetic interferences, both radiated and conducted, to pass the EMC tests more easily.

If the VIPer is used to design a SMPS, the following basic rules should be considered:

- Separating signal from power tracks. Generally, traces carrying signal currents should run far from others carrying pulsed currents or with fast swinging voltages. Signal ground traces should be connected to the IC signal ground, GND, using a single "star point", placed close to the IC. Power ground traces should be connected to the IC power ground, GND. The compensation network should be connected to the COMP, maintaining the trace to GND as short as possible. In case of two-layer PCB, it is a good practice to route signal traces on one PCB side and power traces on the other side.
- Filtering sensitive pins. Some crucial points of the circuit need or may need filtering. A small high-frequency bypass capacitor to GND might be useful to get a clean bias voltage for the signal part of the IC and protect the IC itself during EFT/ESD tests. A low ESL ceramic capacitor (a few hundreds pF up to 0.1 μF) should be connected across VCC and GND, placed as close as possible to the IC. With flyback topologies, when the auxiliary winding is used, it is suggested to connect the VCC capacitor on the auxiliary return and then to the main GND using a single track.
- Keeping power loops as confined as possible. The area circumscribed by current loops where high pulsed current flow should be minimized to reduce its parasitic self-inductance and the radiated electromagnetic field. As a consequence, the electromagnetic interferences produced by the power supply during the switching are highly reduced. In a flyback converter the most critical loops are: the one including the input bulk capacitor, the power switch, the power transformer, the one including the snubber, the one including the secondary winding, the output rectifier and the output capacitor. In a buck converter the most critical loop is the one including the input bulk capacitor, the power switch, the power inductor, the output capacitor and the free-wheeling diode.
- Reducing line lengths. Any wire acts as an antenna. With the very short rise times exhibited by EFT pulses, any antenna can receive high voltage spikes. By reducing line lengths, the level of received radiated energy is reduced, and the resulting spikes from electrostatic discharges are lower. This also keeps both resistive and inductive effects to a minimum. In particular, all traces carrying high currents, especially if pulsed (tracks of the power loops) should be as short and wide as possible.
- **Optimizing track routing.** As levels of pickup from static discharges are likely greater near the edges of the board, it is wise to keep any sensitive lines away from these areas. Input and output lines often need to reach the PCB edge at some stage, but they can be routed away from the edge as soon as possible where applicable. Since vias are to be considered inductive elements, it is recommended to minimize their number in the signal path and avoid them in the power path.
- **Improving thermal dissipation.** An adequate copper area has to be provided under the DRAIN pins as heatsink, while it is not recommended to place large copper areas on the GND.





Figure 41. Recommended routing for flyback converter

Figure 42. Recommended routing for buck converter





# 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

## 6.1 SSOP10 package information





DocID031727 Rev 1



Table 10. SSOP10 package mechanical data				
Symbol	Dimensions (mm)			
Symbol	Min.	Тур.	Max.	
А	-	-	1.75	
A1	0.10	-	0.25	
A2	1.25	-		
b	0.31	-	0.51	
С	0.17	-	0.25	
D	4.80	4.90	5	
E	5.80	6	6.20	
E1	3.80	3.90	4	
e	-	1	-	
h	0.25	-	0.50	
L	0.40	-	0.90	
К	0°	-	8°	

Table 10. SSOP10 package mechanical data

#### Figure 44. SSOP10 recommended footprint





# 7 Ordering information

Order code	IDLIM (OCP)	FOSC ± jitter	Package
VIPer013BLSTR	360 mA	60 kHz ± 7%	SSOP10 (tape and reel)
VIPer012BHSTR	240 mA	120 kHz ± 7%	SSOF TO (tape and reel)

# 8 Revision history

#### Table 12. Document revision history

Date	Revision	Changes
04-Apr-2018	1	Initial release.



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved



DocID031727 Rev 1