


# Valens

## VS2010 Data Sheet

Version 2.5



### Valens Semiconductor Ltd.

8 Hanagar Street, POB 7152, Hod Hasharon 4501309 Israel

Tel: +972-9-7626900, Fax: +972-9-7626901

[www.valens.com](http://www.valens.com)

## Important Notice

This datasheet contains proprietary information on the VS2010 Product Family, and is issued for evaluation purposes only. This document may not be photocopied. This document may only be released to companies who have signed a Non-Disclosure Agreement with Valens Semiconductor Ltd. specifically regarding the VS2010 Product Family.

Valens reserves the right to make corrections, modifications, enhancements, improvements and other changes to its products and services at any time and to discontinue any product or service without notice. Customers must obtain the latest relevant information before placing orders and must verify that such information is current and complete. All products are sold subject to Valens's terms and conditions of sale supplied at the time of order acknowledgment.

Valens does not warrant performance of its hardware and software products except to the specifications applicable at the time of sale in accordance with Valens's standard warranty. Testing and other quality control techniques are used to the extent Valens deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Valens assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using Valens components. To minimize the risks associated with customer products and applications, customers must provide adequate design and operating safeguards.

Valens does not warrant or represent that any license, either expressed or implied, is granted under any Valens patent, copyright, mask work right or other Valens intellectual property right relating to any combination, machine or process in which Valens products or services are used. Information published by Valens regarding third-party products or services does not constitute a license from Valens to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party or a license from Valens under the patents or other intellectual property of Valens.

Valens products are not designed, intended or authorized for use as components in systems intended for surgical implantation into the body or other applications intended to support life or for any other application in which the failure of the Valens product may result in personal injury or death. Should the Buyer purchase or use Valens products for any such unintended or unauthorized application, the Buyer shall indemnify and not hold responsible Valens and its officers, employees, subsidiaries, affiliates and distributors against all claims, costs, damages and expenses and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Valens was negligent regarding the design or manufacture of the part. Reproduction of information in Valens data books or datasheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices.

Reproduction of this information with alteration is an unfair and deceptive business practice. Valens is not responsible or liable for such altered documentation.

Resale of Valens products or services with statements different from or beyond the parameters stated by Valens for that product or service voids all express and any implied warranties for the associated Valens product or service and is an unfair and deceptive business practice. Valens is not responsible or liable for any such statements.

HDBaseT™ and the Valens logo are trademarks of Valens Semiconductor. All other trademarks are the property of their respective owners.

Copyright © 2016, Valens Semiconductor Ltd.

## Contact Information

Valens Semiconductor Ltd.

8 Hanagar St. • POB 7152

Hod Hasharon 4501309 • Israel

Tel: +972-9-762-6900 • Fax: +972-9-762-6901

info@valens.com • www.valens.com

## Revision History

Revision	Date	Author	Description
0.1	August 2015	Daniel Shwartzberg	First Draft
1.0	September 2015	Daniel Shwartzberg	Internal Revisions
1.1	October 2015	Daniel Shwartzberg	
1.2		Daniel Shwartzberg	
1.3	November 2015	Daniel Shwartzberg	
1.4	December 2015	Daniel Shwartzberg	
1.5	February 2016	Daniel Shwartzberg	
1.6	March 2016	Daniel Shwartzberg	Formal Release version
1.7		Daniel Shwartzberg	MSIO maximum speed of 1.5MHz
1.8		Daniel Shwartzberg	<ul style="list-style-type: none"> <li>Added thermal parameters (section 9)</li> <li>Added note on heatsink isolation sticker for RX (Section 8.2)</li> </ul>
1.9	May 2016	Daniel Shwartzberg	<ul style="list-style-type: none"> <li>Removed HDI power consumption from section 7.3 (HDI interface is not supported in VS2010)</li> <li>Added Operating Mode table (Table 12)</li> <li>25MHz crystal oscillator is reserved for future use</li> <li>Added that 4K video is supported over 90m of Cat5e cable</li> </ul>

2.0	July 2016	Daniel Shwartzberg	<ul style="list-style-type: none"> <li>• Corrected typo in Table 15 – polarity of MII_COL/GPIO[2] reversed</li> <li>• Corrected typo in heading 6.3.1 (MSIO_DO[4])</li> <li>• Corrected typo in table 14, Strap[6] (setting must be [110])</li> <li>• Added auto-LPPF mode (section 5.3.1)</li> <li>• Added “LPPF1 in Auto-LPPF Mode with USB Trigger” to power consumption tables</li> </ul>
2.1	January 2017	Daniel Shwartzberg	<ul style="list-style-type: none"> <li>• Corrected “If Not Used” connectivity for GPIO[16] and GPIO[17] in tables 3 and 6</li> <li>• Added new soft strap functionality on GPIO[22]</li> <li>• Updated Quality and Environmental policy (Section 10)</li> <li>• Removed obsolete MSIO_CLKOUT functionality</li> <li>• Additional information on MSIO functionality (including use of 10:1 oversampling ratio)</li> <li>• Added LED blink rates</li> <li>• Added ESD ratings</li> </ul>
2.2	June 2017	Daniel Shwartzberg	<ul style="list-style-type: none"> <li>• Added SPI interface DC characteristics (tables 25 and 26)</li> <li>• Added note on I<sup>2</sup>S DAC</li> <li>• Corrected CIRTypeInPolarity default typo in section 6.3.4</li> </ul>
2.3	September 2017	Yaki Sfadya	<ul style="list-style-type: none"> <li>• Updated marking information and ordering codes</li> </ul>
2.4	July 2018	Yaki Sfadya	<ul style="list-style-type: none"> <li>• Corrected typo in table 27; was 165Mhz -&gt; 340Mhz and 1.65G -&gt; 3.4G</li> </ul>
2.5	February 2019	Yaki Sfadya	<ul style="list-style-type: none"> <li>• Added JTAG interface and updated pin out</li> </ul>

## Glossary

Term	Definition
ARC	Audio Return Channel
AFE	Analog Front End
AV	Audio Video / Audio-Visual
CE	Consumer Electronics
CEC	Consumer Electronic Control
CIR	Consumer Infrared
EVK	Evaluation Kit
CTS	Compliance Test Specification
DDC	Display Data Channel
DVI	Digital Visual Interface
EEPROM	Electrically Erasable Programmable Read-Only Memory
GPIO	General Purpose Input Output
HD	High Definition
HDBT	HDBaseT
HDCD	HDBaseT Configuration Database
HDCP	High-Bandwidth Digital Content Protection
HDMI	High Definition Multimedia Interface
HIF	Host Interface
HLIC	HDBaseT Link Internal Controls
HPD	Hot Plug Detect
I/F	Interface
IC	Integrated Circuit
I <sup>2</sup> C	Inter IC
I <sup>2</sup> S	Inter IC Sound
KVM	Keyboard / Video / Mouse
LPPF	Low Power Partial Functionality
LSB	Least Significant Bit
LVDS	Low-Voltage Differential Signaling
MSIO	Multi Serial Input Output
MAC	Media Access Control Layer
MCU	Microcontroller Unit
MIB	Management Information Base
MSB	Most Significant Bit
OM	Operation Mode
PHY	Physical Layer

<b>Term</b>	<b>Definition</b>
PoE	Power Over Ethernet
PRBS	Pseudo Random Bit Stream
RIF	Register Interface
RoHS	Restriction of Hazardous Substances
SERDES	SERializer DESerializer
SNR	Signal-to-Noise Ratio
SPI	Serial Peripheral Interface
STB	Set-Top Box
UART	Universal Asynchronous Receive Transmit
USB	Universal Serial Bus

## Contents

<b>1</b>	<b>Introduction .....</b>	<b>13</b>
1.1	About the VS2010 Chipset .....	13
1.2	Features.....	13
1.3	Main Applications .....	14
1.4	Application Example .....	14
	1.4.1 Typical System Connection .....	14
1.5	HDBaseT Technology Overview .....	16
1.6	HDBaseT Channel Terminology .....	17
1.7	VS2010 Chipset Overview .....	18
<b>2</b>	<b>Pin Configuration and Ball Diagram .....</b>	<b>19</b>
2.1	Interface Diagrams .....	19
	2.1.1 VS2010TX Interface Diagram .....	19
	2.1.2 VS2010RX Interface Diagram .....	20
2.2	Pin Type Convention .....	21
	2.2.1 IO Pad Types.....	21
	2.2.2 Unused Pins.....	21
2.3	VS2010TX Signal Description .....	22
	2.3.1 Tx Functional Signals .....	22
	2.3.2 Tx Non-Functional Signals .....	26
	2.3.3 Tx Bias Resistors .....	28
	2.3.4 VS2010TX Ball Diagram (Top View).....	28
2.4	VS2010 RX Signal Description .....	29
	2.4.1 Rx Functional Signals .....	29
	2.4.2 Rx Non-Functional Signals.....	34
	2.4.3 Rx Bias Resistors.....	35
	2.4.4 VS2010RX Ball Diagram (Top View).....	36
<b>3</b>	<b>Functional Description .....</b>	<b>37</b>
3.1	HDMI Interface .....	37
	3.1.1 TMDS Signals .....	37
	3.1.2 HDMI Control Signals .....	37

3.2	<b>HDBaseT Interface</b> .....	<b>38</b>
3.3	<b>USB Functionality</b> .....	<b>39</b>
3.4	<b>External Boot Memory I/F</b> .....	<b>40</b>
3.5	<b>UART T-Adaptor Functionality</b> .....	<b>41</b>
3.5.1	Working in Pre-configured mode.....	41
3.5.2	Working in Oversampled Mode.....	41
3.6	<b>IR T-Adaptor Functionality</b> .....	<b>42</b>
3.7	<b>I<sup>2</sup>S T-Adaptor Functionality</b> .....	<b>42</b>
<b>4</b>	<b>Traffic Rate Specification</b> .....	<b>44</b>
<b>5</b>	<b>HDBaseT Operational Modes</b> .....	<b>45</b>
5.1	<b>Overview</b> .....	<b>45</b>
5.2	<b>Modes</b> .....	<b>45</b>
5.2.1	Low Power Partial Functionality (LPPF1).....	45
5.2.2	Active HDBaseT (ACTIVE).....	45
5.2.3	Long Reach (LR).....	45
5.3	<b>Events</b> .....	<b>46</b>
5.3.1	Auto-LPPF Functionality.....	46
<b>6</b>	<b>Configuration and Management</b> .....	<b>47</b>
6.1	<b>HW Strap Pins</b> .....	<b>47</b>
6.2	<b>SW Strap Pins</b> .....	<b>48</b>
6.3	<b>GPIO Functionality</b> .....	<b>49</b>
6.3.1	FW LED (pin GPIO[24]/MSIO_DO[4]).....	49
6.3.2	Link LED (pin GPIO[27]/MSIO_DI[1]).....	49
6.3.3	HDMI LED (pin GPIO[28]/MSIO_DI[2]).....	50
6.3.4	CIR Type In (pin GPIO[21]/MSIO_DOUT[1]).....	50
6.3.5	CIR Type Out (pin GPIO[17]).....	50
6.3.6	RX Detect Circuit (pin GPIO[31]/MSIO_D[5]).....	51
6.4	<b>MSIO Functionality</b> .....	<b>51</b>
6.4.1	MSIO Compatibility with VS100 PDIF.....	51
6.5	<b>Debug Port</b> .....	<b>52</b>
6.6	<b>VS2010 Parameters</b> .....	<b>52</b>
6.6.1	VS2010 Initialization Flow.....	53
6.6.2	Parameter List.....	53

	<b>6.7</b>	<b>Host Interface (HIF)</b> .....	<b>53</b>
	<b>6.8</b>	<b>JTAG Interface</b> .....	<b>54</b>
<b>7</b>		<b>Electrical Specifications</b> .....	<b>55</b>
	<b>7.1</b>	<b>Absolute Maximum Rating</b> .....	<b>55</b>
	<b>7.2</b>	<b>Power Supplies</b> .....	<b>56</b>
	7.2.1	Tx Power Supplies .....	56
	7.2.2	Rx Power Supplies .....	56
	<b>7.3</b>	<b>Power Consumption Ratings</b> .....	<b>57</b>
	7.3.1	Tx Power Consumption .....	57
	7.3.2	Rx Power Consumption .....	58
	<b>7.4</b>	<b>Reference Clock Requirements</b> .....	<b>59</b>
	7.4.1	CMOS Oscillator Requirements.....	59
	7.4.2	LVDS Oscillator Requirements.....	60
	<b>7.5</b>	<b>Recommended Operating Conditions</b> .....	<b>61</b>
	7.5.1	Electrical Characteristics (DC Specifications) .....	61
	7.5.2	Timing (AC specifications) .....	63
	7.5.3	Clock Oscillator Requirements .....	66
	<b>7.6</b>	<b>ESD Ratings</b> .....	<b>69</b>
<b>8</b>		<b>Package Mechanical Data</b> .....	<b>70</b>
	<b>8.1</b>	<b>VS2010TX Package Mechanical Data</b> .....	<b>70</b>
	<b>8.2</b>	<b>VS2010RX Package Mechanical Data</b> .....	<b>71</b>
	<b>8.3</b>	<b>VS2010 Marking Information</b> .....	<b>72</b>
	8.3.1	VS2010TX Marking Information .....	73
	8.3.2	VS2010RX Marking Information.....	74
	<b>8.4</b>	<b>Ordering Codes</b> .....	<b>74</b>
<b>9</b>		<b>Thermal Parameters</b> .....	<b>75</b>
	<b>9.1</b>	<b>Terminology</b> .....	<b>75</b>
	<b>9.2</b>	<b>TX Devices</b> .....	<b>77</b>
	<b>9.3</b>	<b>RX Devices</b> .....	<b>78</b>
<b>10</b>		<b>Quality and Environmental Policy</b> .....	<b>79</b>

## List of Figures

Figure 1: Typical System Connection – Internet Café Application .....	15
Figure 2: HDBaseT Technology .....	16
Figure 3: VS2010TX and VS2010RX Block Diagrams .....	18
Figure 4: VS2010TX I/F Signal Block Diagram .....	19
Figure 5: VS2010RX I/F Signal Block Diagram .....	20
Figure 6: VS2010TX Ball Diagram .....	28
Figure 7: VS2010RX Ball Diagram .....	36
Figure 8: VS2010TX and VS2010RX Link Connection Example .....	38
Figure 9: VS2010 RX and TX Pair Coupling .....	39
Figure 10: USB2.0 Extension Over HDBaseT Link .....	40
Figure 11: VS2010 Initialization Flow .....	53
Figure 12: Input Reference Clock Wave Diagram .....	60
Figure 13: Internal Power on Reset Timing .....	67
Figure 14: Reset Signal Timing .....	68
Figure 15: VS2010TX Mechanical Information (all dimensions in mm) .....	70
Figure 16: VS2010RX Mechanical Information (all dimensions in mm) .....	71
Figure 17: VS2010TX Marking .....	73
Figure 18: VS2010RX Marking .....	74

## List of Tables

Table 1: VS2010 Pin Types .....	21
Table 2: VS2010 Unused Pin Types .....	21
Table 3: VS2010TX Functional Signal Table .....	22
Table 4: VS2010TX Non-functional Signal Table .....	26
Table 5: Reference Resistor Values in VS2010TX.....	28
Table 6: VS2010RX Functional Signal Table .....	29
Table 7: VS2010RX Non-functional Signal Table.....	34
Table 8: Reference Resistor Values in VS2010RX .....	35
Table 9: UART Pre-configured Parameter Settings .....	41
Table 10: UART Oversampled Parameter Settings.....	42
Table 11: T-Adaptor Auxiliary Channel Traffic Consumption .....	44
Table 12: System State per Selection Mode on Local and Remote Sides .....	45
Table 13: Operating Mode Events.....	46
Table 14: VS2010 RX/TX HW Strap Pin Description .....	47
Table 15: SW Strap Pin Description.....	48
Table 16: PDIF-MSIO Compatibiity .....	52
Table 17: JTAG Mode .....	54
Table 18: VS2010TX Absolute Maximum Rating .....	55
Table 19: VS2010RX Absolute Maximum Rating.....	55
Table 20: VS2010TX Power Supply.....	56
Table 21: VS2010RX Power Supply .....	56
Table 22: Typical* VS2010TX Power Consumption Ratings.....	57
Table 23: Typical* VS2010RX Power Consumption Ratings .....	58
Table 24: CMOS Oscillator Phase Noise Mask.....	59
Table 25: LVDS Oscillator Requirements.....	60
Table 26: VS2010TX Electrical Specification .....	61
Table 27: VS2010RX Electrical Specification.....	61
Table 28: VS2010TX AC Specification.....	63
Table 29: VS2010RX AC specification.....	64
Table 30: VS2010 RX/TX Oscillator Requirements.....	66
Table 31: Internal Power on Reset Timing .....	67
Table 32: External Power on Reset Timing.....	68
Table 33: ESD Ratings.....	69

---

Table 34: VS2010 Marking Schema.....	72
Table 35: Ordering Codes.....	74
Table 36: TX Thermal Data.....	77
Table 37: TX PCB Constructions.....	77
Table 38: RX Thermal Data.....	78
Table 39: RX PCB Constructions.....	78

# 1 Introduction

This datasheet provides a detailed description of the Valens VS2010 chipset, which includes an HDBaseT transmitter chip and an HDBaseT receiver chip. The datasheet provides essential information required for designing a VS2010 embedded application.

## 1.1 About the VS2010 Chipset

Valens Semiconductor developed the VS2010 chipset to enable high-quality transmission of uncompressed, high-definition HDMI 2.0-compatible, multimedia content (audio and video), together with USB 2.0 data – using HDBaseT™ technology – over a single, 100 meter (328 foot) Cat6-standard cable. The VS2010 does not support transmission of HDCP-encrypted video.

The VS2010 family consists of the following devices:

- **VS2010TX:** A source-side implementation designed for use inside high-definition source equipment or extenders.
- **VS2010RX:** A sink-side implementation designed for use inside high-definition display equipment or extenders.

## 1.2 Features

The VS2010 chipset offers the following features:

- Enables up to 7.2 Gbps of HDMI video traffic (without HDCP encryption), together with USB 2.0 data and other native interfaces, simultaneously over a single 100 meter (328 foot) Cat6 cable (4K video supported up to 90 meter/295 feet over Cat5e cable).
- Support for up to 297MHz pixel clock over HDMI to support 4K/30Hz/4:4:4 and 4K/60Hz/4:2:0 resolutions.
- Support for up to 150 meters in long-reach mode:
  - Up to 4 Gbps HDBaseT Traffic rate
  - HDMI Pixel Frequency 148.5Mhz
- Video Format 1080p / 60Hz / 24bpp
- Native T-adaptor support for various data formats and interfaces, including USB 2.0, CIR, I<sup>2</sup>S and UART.
- USB 2.0 support
  - Configurable either as Host or as a Device USB port
  - Up to 7 USB devices supported

- Supports isochronous transfers for USB webcams, microphones, and speakers
- Support for three RJ45 pair arrangements: straight, crossover and semi-crossover
- Traffic latency of less than 10 usec over a 100-meter Cat6 cable.
- Coexistence with PoE (802.3af), PoE+ (802.3at) and PoH
- RoHS compliance.
- Package Dimensions:
  - VS2010TX: LFBGA 21mm x 21mm, 356-ball grid
  - VS2010RX: HSBGA 23 mm x 23 mm, 484-ball grid
  - Ball pitch 1 mm
- Absolute maximum rated junction temperature: minimum -40°C, maximum +125°C

## 1.3 Main Applications


The VS2010 chipset is ideal for the following applications:

- Internet Café PC extension
- Industrial PC extension

## 1.4 Application Example

### 1.4.1 Typical System Connection

Figure 1 displays a typical system application, employing source and sink equipment connected over an HDBaseT link to Rx and Tx boards with embedded VS2010 chips.



**Figure 1: Typical System Connection – Internet Café Application**

In Figure 1, the following sources for each signal type are connected to the Tx VS2010 device:

- Non-HDCP video via the HDMI interface
- Audio via the I2S analog interface
- USB 2.0 data via the USB interface
- Control information via the UART interface

The video, audio, USB and control data are all sent to the HDBaseT Rx board over the HDBaseT link using a Cat6 cable with a length of up to 100 meters. The HDBaseT Rx unit converts the HDBaseT stream back to HDMI video, audio and USB streams, which are sent to the display HDMI input, to/from the audio devices (headphones / loudspeakers and microphone) and to / from the mouse and keyboard USB devices via the USB connectors.

## 1.5 HDBaseT Technology Overview

Valens HDBaseT™ technology empowers **5Play™** digital connectivity between high-definition video sources and remote displays. HDBaseT™ enables plug-and-play delivery of multimedia traffic over a single 100 meter (328 foot) CATx cable:

- Video – Uncompressed high-definition/3D video in up to 4K resolution
- Audio – Any standard digital audio format
- Ethernet – 100BaseTX Ethernet (not supported in VS2010 devices)
- Control – Various control signals including CEC, RS-232, and IR
- Power – Up to 100W using Power-over-Cable (PoH) technology




Figure 2: HDBaseT Technology

### Video

HDBaseT™ delivers Ultra HD (4K2K@30Hz with YCbCr 4:4:4 and 4K2K@60Hz with YCbCr 4:2:0) formats of up to 1080p@60Hz@48 b/pixel, and 3D – to a network of devices, or over a point-to-point connection. HDBaseT™ provides a transparent transport mechanism for HDMI chipsets, thus supporting all key features of HDMI 2.0, including HPD, 5V, CEC, EDID and HDCP. Valens' proprietary video coding scheme ensures the highest video quality with zero latency.

#### Note

VS2010 devices do not support transmission of HDCP-encrypted video.

### Audio

As with video, HDBaseT™ Audio is transparently transported directly from the HDMI chipset, thus supporting all standard formats, such as Dolby Digital, DTS, Dolby TrueHD, DTS HD-Master Audio and more.

### Ethernet – not supported in VS2010 devices

HDBaseT™ supports 100 Mbps Ethernet capabilities, enabling televisions, hi-fi equipment, computers, and other consumer electronic devices to communicate with each other and access stored multimedia content, including video streaming, images and music. Relying on the same physical infrastructure, HDBaseT™ also supports Ethernet Fallback Mode. In this mode, if you plug an HDBaseT device into an Ethernet-only infrastructure, the device will automatically "realize" it and will enable only the Ethernet capabilities of the connection.

### Controls

HDBaseT™ delivers a variety of multipurpose control signals, including Consumer Electronic Controls (CEC), RS-232, USB, and infrared. Since HDBaseT™ also supports an Ethernet channel, IP-based control can be employed as well. This opens up endless possibilities for equipment manufacturers, from remote device control to fully managed networks.

The control plane supports additional bandwidth of up to 250 Mbps for applications requiring extra capacity.

### Power

As part of its 5Play™ feature-set, HDBaseT™ supports transmission of up to 100W of DC power over the same CATx cable. Now, you can provide power without requiring access to an electric outlet – enhancing device mobility.

## 1.6 HDBaseT Channel Terminology

The HDBaseT channel consists of two distinct asymmetric unidirectional channels:

- *Main Channel* – Directed downstream from the HDBaseT transmitter to the HDBaseT receiver, carrying uncompressed multimedia content (HDMI, USB, GP MSIO, UART, CIR, I2S) and multimedia controls.
- *Auxiliary Return Channel* – Directed upstream from the HDBaseT receiver to the HDBaseT transmitter, carrying the return channel controls and the receiver to transmitter portion of the data content.

The HDBaseT Transmitter and Receiver chips are labeled VS2010TX and VS2010RX, respectively. The HDBaseT transmitter is used to connect the HD source equipment (STBs, Blu-ray / DVD players, etc.) while the HDBaseT receiver is used to connect the sink equipment (monitors, TVs, projectors, etc.).

## 1.7 VS2010 Chipset Overview

The figure below is a block diagram illustrating the main functional blocks of the VS2010TX and VS2010RX devices:




Figure 3: VS2010TX and VS2010RX Block Diagrams

## 2 Pin Configuration and Ball Diagram

### 2.1 Interface Diagrams

The interface diagrams in the following sections details the signal groups of the various interfaces. The brackets below each interface group indicate for which part the interface is available.

#### 2.1.1 VS2010TX Interface Diagram




Figure 4: VS2010TX I/F Signal Block Diagram

## 2.1.2 VS2010RX Interface Diagram




Figure 5: VS2010RX I/F Signal Block Diagram

## 2.2 Pin Type Convention

### 2.2.1 IO Pad Types

The VS2010 pin types and their descriptions are listed below:

**Table 1: VS2010 Pin Types**

Pin Type	Description
Input	Digital input pad
Output	Digital output pad
IO	Bidirectional IO digital pad
Input [PU/PD]	Digital input pad [with integrated pull-up/pull-down resistor]
Output [PU/PD]	Digital output pad [with integrated pull-up/pull-down resistor]
IO, PU	Bidirectional IO digital pad with integrated pull-up resistor
IO, PD	Bidirectional IO digital pad with integrated pull-down resistor
AIO	Analog bidirectional pad
AI	Analog input pad
AO	Analog output pad
03State	Digital output pad with tri-state buffer
XTAL	Crystal I/O pad

### 2.2.2 Unused Pins

If your application does not use one or more interfaces, you should implement the connectivity of the interface's balls according to the *If Not Used* column in Table 3 for the TX chip and Table 6 for the RX chip.

The following conventions are used to connect unused pins:

**Table 2: VS2010 Unused Pin Types**

Category	Connection Requirement
NC	Safe to leave unconnected (floating)
GND	Must be connected to a ground
WPD	Must be connected to a ground via a weak pull-down resistor
WPU	Must be connected to 3.3V supply via a weak pull-up resistor
1KPD	Must be connected to a ground via 1Kohm resistor
1KPU	Must be connected to a 3.3V supply via 1Kohm resistor

## 2.3 VS2010TX Signal Description

Table 3 below provides information on each pin of the VS2010TX chip. Pins with more than one function use the following convention:

- F1: <function 1 description>
- F2: <function 2 description>
- ST: <strap function description>

Selecting between functions of multi-functional pins is performed by either using VS2010 chip parameters or asserting strap pins. For more details, refer to the section in Chapter 6 that corresponds with the relevant interface category.

### 2.3.1 Tx Functional Signals

Table 3: VS2010TX Functional Signal Table

Signal Name	Ball#	Pad Type	I/f category	If Not Used	Functional Description
CFG_SCL	U9	IO,PU	DEBUG	NC	Host interface I2C clock Signal
CFG_SDA	U10	IO,PU	DEBUG	NC	Host interface I2C data Signal
DBG_RXD	U8	input, PU	DEBUG	NC	Debug Receive Data (I)
DBG_TXD_ST6	U5	IO,PU	DEBUG	NC	Debug Transmit Data (O);ST: strap bit #6
EE_CS_ST8	W4	IO,PD	EEPROM	NC	SPI EEPROM chip select;ST: strap bit #8
EE_MO_ST7	U4	IO,PD	EEPROM	NC	SPI EEPROM MO (master Out);ST: strap bit #7
EE_SCL_SCK	V4	IO,PU	EEPROM	NC	Clock for Both I2C and SPI EEPROMs (O)
EE_SDA_MI	Y4	IO,PU	EEPROM	NC	I2C EEPROM SDA or SPI EEPROM MI (Master In)
GPIO[0]	J3	IO,PU	GPIO	NC	General Purpose IO Bit #0
GPIO[1]	J4	IO,PU	GPIO	NC	General Purpose IO Bit #1
GPIO[16]	H17	IO,PU	GPIO	4.7K-10K PD	General purpose IO bit #16 (IO). Must be tied to external 4.7K-10K pulldown resistor in all applications.
GPIO[17]	H18	IO,PU	GPIO	4.7K-10K PD	General purpose IO bit #17 (IO). Must be tied to external 4.7K-10K pulldown resistor in all applications.
GPIO[18]	H19	IO,PU	GPIO	NC	General purpose IO bit #18 (IO)
GPIO[19]	H20	IO,PU	GPIO	NC	General purpose IO bit #19 (IO)
GPIO[2]	E4	IO,PU	GPIO	NC	General Purpose IO Bit #2
GPIO[20]/MSIO_DO[0]	J17	IO,PU	GPIO	NC	F1: General purpose IO bit #20 (IO); F2: MSIO data output bit #0

Signal Name	Ball#	Pad Type	I/f category	If Not Used	Functional Description
GPIO[21]/MSIO_DO[1]	J18	IO,PU	GPIO	NC	F1: General purpose IO bit #21 (IO); F2: MSIO data output bit #1
GPIO[22]/MSIO_DO[2]	J19	IO,PU	GPIO	NC	F1: General purpose IO bit #22 (IO); F2: MSIO data output bit #2
GPIO[23]/MSIO_DO[3]	J20	IO,PU	GPIO	NC	F1: General purpose IO bit #23 (IO); F2: MSIO data output bit #3
GPIO[24]/MSIO_DO[4]	K17	IO,PU	GPIO	NC	F1: General purpose IO bit #24 (IO); F2: MSIO data output bit #4
GPIO[25]/MSIO_DO[5]	K18	IO,PU	GPIO	NC	F1: General purpose IO bit #25 (IO); F2: MSIO data output bit #5
GPIO[26]/MSIO_DI[0]	K19	IO,PU	GPIO	NC	F1: General purpose IO bit #26 (IO); F2: MSIO data input bit #0 (future use)
GPIO[27]/MSIO_DI[1]	K20	IO,PU	GPIO	NC	F1: General purpose IO bit #27 (IO); F2: MSIO data input bit #1
GPIO[28]/MSIO_DI[2]	L17	IO,PU	GPIO	NC	F1: General purpose IO bit #28 (IO); F2: MSIO data input bit #2
GPIO[29]/MSIO_DI[3]	L18	IO,PU	GPIO	NC	F1: General purpose IO bit #29 (IO); F2: MSIO data input bit #3
GPIO[3]	C3	IO,PU	GPIO	NC	General Purpose IO Bit #3
GPIO[30]/MSIO_DI[4]	L19	IO,PU	GPIO	NC	F1: General purpose IO bit #30 (IO); F2: MSIO data input bit #4
GPIO[31]/MSIO_DI[5]	L20	IO,PU	GPIO	NC	F1: General purpose IO bit #31 (IO); F2: MSIO data input bit #5
HDII_CB_RTT_EXRES	D14	AIO	HDI	Must Use	HDI central bias external resistor; Should be tied to a 1KOhm (1% tolerance) pull down resistor.
HDMII_5V	U20	Input	HDMI	GND	HDMI Rx 5V power signal input
HDMII_CEC	U19	IO	HDMI	WPU	HDMI Rx CEC bus
HDMII_DDC_SCL	U16	IO	HDMI	WPU	HDMI Rx DDC I2C clock
HDMII_DDC_SDA	U17	IO	HDMI	WPU	HDMI Rx DDC I2C data
HDMII_HPD	U18	IO	HDMI	WPU	HDMI Rx hot plug detect output
HDMII_RREF	U15	AIO	HDMI	Must Use	HDMI current Source Resistor; Should be tied to a 12 KOhm (1% tolerance) pull up resistor, AVDD33
HDMII_TMDSCLKN	Y13	AI	HDMI	NC	HDMI Rx TMDS clock lane (N)
HDMII_TMDSCLKP	W13	AI	HDMI	NC	HDMI Rx TMDS clock lane (P)
HDMII_TMDSDATAn[0]	Y15	AI	HDMI	NC	HDMI Rx TMDS data lane 0 (N)
HDMII_TMDSDATAn[1]	Y17	AI	HDMI	NC	HDMI Rx TMDS data lane 1 (N)

Signal Name	Ball#	Pad Type	I/f category	If Not Used	Functional Description
HDMII_TMDSDataN[2]	Y19	AI	HDMI	NC	HDMI Rx TMDS data lane 2 (N)
HDMII_TMDSDataP[0]	W15	AI	HDMI	NC	HDMI Rx TMDS data lane 0 (P)
HDMII_TMDSDataP[1]	W17	AI	HDMI	NC	HDMI Rx TMDS data lane 1 (P)
HDMII_TMDSDataP[2]	W19	AI	HDMI	NC	HDMI Rx TMDS data lane 2 (P)
HDSRC_REXT_H	V11	AIO	HDBaseT	Must Use	HDBT current Source Resistor. Should be tied to a 4.53 KOhm (1% tolerance) pull down resistor.
HDSRCn[0]	Y6	AIO	HDBaseT	NC	HDBaseT Transceiver Channel 0 (N)
HDSRCn[1]	Y7	AIO	HDBaseT	NC	HDBaseT Transceiver Channel 1 (N)
HDSRCn[2]	Y9	AIO	HDBaseT	NC	HDBaseT Transceiver Channel 2 (N)
HDSRCn[3]	Y10	AIO	HDBaseT	NC	HDBaseT Transceiver Channel 3 (N)
HDSRCp[0]	W6	AIO	HDBaseT	NC	HDBaseT Transceiver Channel 0 (P)
HDSRCp[1]	W7	AIO	HDBaseT	NC	HDBaseT Transceiver Channel 1 (P)
HDSRCp[2]	W9	AIO	HDBaseT	NC	HDBaseT Transceiver Channel 2 (P)
HDSRCp[3]	W10	AIO	HDBaseT	NC	HDBaseT Transceiver Channel 3 (P)
ST10	G20	IO	MSIO	WPU	Strap pin #10
MSIO_DIN[0]/UART_IN/ GPIO[4]	D20	IO,PU	MSIO	NC	F1: MSIO data input #0; F2: UART in ; F3: General purpose pin #4
MSIO_DIN[1]/I2S_DIN/ GPIO[5]	E17	IO,PU	MSIO	NC	F1: MSIO data input #1; F2: I2S data in; F3:General purpose pin #5
MSIO_DIN[2]/I2S_WCLK _IN/GPIO[6]	E18	IO,PU	MSIO	NC	F1: MSIO data input #2; F2: I2S WCLK in; F3:General purpose pin #6
MSIO_DIN[3]/CIR_IN/ GPIO[7]	E19	IO,PU	MSIO	NC	F1: MSIO data input #3; F2: CIR In; F3:General purpose pin #7
MSIO_DIN[4]/I2S_BCLK _IN/GPIO[8]	E20	IO,PU	MSIO	NC	F1: MSIO data input #4; F2: I2S BCLK in; f3:General purpose pin #8
MSIO_DIN[5]/GPIO[9]	F20	IO,PU	MSIO	NC	F1: MSIO data input #5; F2:General purpose pin #9
MSIO_DOUT[0]/UART_ OUT/GPIO[10]	F19	IO,PU	MSIO	NC	F1: MSIO data output #0; F2: UART out; F3:General purpose pin #10
MSIO_DOUT[1]/I2S_DO UT/GPIO[11]	F18	IO,PU	MSIO	NC	F1: MSIO data output #1; F2: I2S data out; F3:General purpose pin #11
MSIO_DOUT[2]/I2S_WC LK_OUT/GPIO[12]	F17	IO,PU	MSIO	NC	F1: MSIO data output #2; F2: I2S WCLK out; F3:General purpose pin #12
MSIO_DOUT[3]/ CIR_OUT/GPIO[13]	G17	IO,PU	MSIO	NC	F1: MSIO data output #3; F2: CIR Out; F3:General purpose pin #13

MSIO_DOUT[4]/I2S_BCLK_OUT/GPIO[14]	G18	IO,PU	MSIO	NC	F1: MSIO data output #4; F2: I2S BCLK out; f3:General purpose pin #14
MSIO_DOUT[5]/GPIO[15]	G19	IO,PU	MSIO	NC	F1: MSIO data output #5; F2:General purpose pin #15
POR_BYPASS	C20	Input	MISC	Must use	Power on reset bypass; PD '0'- POR Enabled; PU '1'-POR Disabled
QVDD25	C17	N/A	FU	GND	Reserved. Must be tied to ground
RCB_REFCLKO_M	W1	AI	MISC	If XO25M_SEL=1 short to VDD18	F1: 125MHz LVDS reference Clock (N); F2: 1.2V dc ( see application notes on single ended application for this pin).
RCB_REFCLKO_P	W2	AI	MISC	If XO25M_SEL=1 short to VDD18	F1: 125MHz LVDS reference Clock (P); F2: 125MHz Single-ended reference clock
RESET_IN	B20	Input	MISC	WPU	VS2310 Tx Reset In (Active only when POR_BYPASS=1)
RESET_N	D15	AIO	MISC	WPU	Power on reset bi-directional pin (open drain). 4.7 KOhm PU resistor to AVDD33 and 1nF capacitor to GND close to the pin are needed when active (POR_BYPASS=0)
ST0	C2	IO,PD	MISC	Must Use	Strap bit #0
ST1	B1	IO,PD	MISC	Must Use	Strap bit #1
ST2	C1	IO,PD	MISC	Must Use	Strap bit #2
ST3	D1	IO,PU	MISC	Must Use	Strap bit #3.Must be connected to 1k pulldown in all applications.
ST4	D4	IO,PU	MISC	Must Use	Strap bit #4
ST5	D3	IO,PD	MISC	Must Use	Strap bit #5
TCK	M4	Input,PU	JTAG	NC	JTAG
TDI	T4	Input,PU	JTAG	NC	JTAG
TDO	R4	O3State	JTAG	NC	JTAG
TMS	P4	Input,PU	JTAG	NC	JTAG
TRST	N4	Input,PD	JTAG	1KPD	JTAG
USB_DM	R19	AIO	USB	NC	DM pin of the USB connector (IO)
USB_DP	R20	AIO	USB	NC	DP pin of the USB connector (IO)
USB_DRVVBUS	M18	Output	USB	NC	VBUS charge pump control

USB_ID	T17	AIO, PU	USB	NC	Identification (ID) pin of the USB connector. '1' indicates that VS2010 is connected to a host (USBH mode). '0' indicates that VS2010 is connected to a device (USBD mode).
USB_TXR_RKL	P18	AIO	USB	Must Use	Reference resistor. Should be tied to a 44.2 Ohm (1% tolerance) pull down resistor.
USB_VBUS	R17	AIO	USB	NC	VBUS pin of the USB connector
USB_XI	N20	XTAL	USB	NC	USB 12MHz Crystal clock input
USB_XO	N19	XTAL	USB	NC	USB 12MHz Crystal clock output
WAKEUP_IN	Y3	Input, P U	MISC	NC	Wakeup Input
WAKEUP_OUT_ST9	W3	IO	MISC	WPD	Wakeup Output; ST: strap pin #9
XO25M_SEL	V3	Input, P D	MISC	NC	Reference clock source select: '1' – 25MHz reference clock, crystal or LVCMOS oscillator; '0' - 125MHz reference clock through RCB_REFCLK0_P/M pins <b>NOTE THAT 25MHz CRYSTAL IS FOR FUTURE USE ONLY</b>
XO25MHZ_XIN	Y2	XTAL	MISC	If XO25M_SEL=0 short to GND	25MHz Crystal clock or LVCMOS oscillator input <b>NOTE THAT 25MHz CRYSTAL IS FOR FUTURE USE ONLY</b>
XO25MHZ_XOUT	Y1	XTAL	MISC	NC	25MHz Crystal clock output <b>NOTE THAT 25MHz CRYSTAL IS FOR FUTURE USE ONLY</b>

## 2.3.2 Tx Non-Functional Signals

Table 4: VS2010TX Non-functional Signal Table

Symbol	Type	Description	Ball Numbers
NC	Non-connected balls	Non-Connected Balls	M3, K1, L3, R1, T2, T1, L4, K4, R3, P1, R2, M1, P2, N1, M2, T3, P3, N3, L1, N2, K2, L2, U2, U1, U3, K3, M17, V6, V7
FU	Future Use	Reserved. Must be tied to 3.3V external 1K pull-up resistor.	C19
FU	Future Use	Reserved. Must be tied to external weak pull-down resistor.	D19
FU_V1	JTAG	TEST_MODE_1. Must be tied to external weak pulldown resistor (27.4K)	V1

Symbol	Type	Description	Ball Numbers
FU_V2	JTAG	TEST_MODE_0. Must be tied to external weak pulldown resistor (27.4K).	V2
NS	Not Supported	Not supported	E3, F3, D2, G4, H3, J2, J1, F2, F1, H2, H1, U7, U6, U12, U14, U11, U13, B2, B3, B4, B5, B7, B8, B9, B10, A2, A3, A4, A5, A7, A8, A9, A10, A6, B6, C12, D7, A19, A18, A17, A16, A14, A13, A12, A11, B19, B18, B17, B16, B14, B13, B12, B11, A15, B15, C7, D6, D5, C4, C8, C6
NS	Not Supported	Not supported – Must be tied to external 1K pulldown resistor	H4
NS	Not Supported	Not supported – must be connected to GND	F4, G3, D11, D10, D9, D12, D8, C5
VDD	1.0 V digital supply	1.0 V digital supply	F6, F7, F8, F9, F10, F11, F12, F13, F14, F15, G15, H15, J15, K15, L15, M15, N15, P15, R10, R11, R12, R13, R14, R15
VDD33V	3.3 V supply signals	3.3 V supply signal	G6, H6, J6, K6, L6, M6, N6, P6, R6, R7, R8, R9
AVDD10	1.0 V analog supply signals	1.0 V analog supply signal	C18, D16, D18, M19, N18, P17, R18, T18, V17, V18, V19, V20
AVDD18	1.8 V analog supply signals	1.8 V analog supply signal	C13, C15, C16, V5, V8, V9, V10
AVDD33	3.3 V analog supply signals	3.3 V analog supply signal	C9, C11, V12, V13, V15, V16
AVDD33_T ERM	3.3 V termination supply	3.3 V termination supply	V14
VSS	Ground signals	Ground signal	A1, A20, C10, C14, D13, D17, E1, E2, G1, G2, G7, G8, G9, G10, G11, G12, G13, G14, H7, H8, H9, H10, H11, H12, H13, H14, J7, J8, J9, J10, J11, J12, J13, J14, K7, K8, K9, K10, K11, K12, K13, K14, L7, L8, L9, L10, L11, L12, L13, L14, M7, M8, M9, M10, M11, M12, M13, M14, M20, N7, N8, N9, N10, N11, N12, N13, N14, N17, P7, P8, P9, P10, P11, P12, P13, P14, P19, P20, T19, T20, W5, W8, W11, W12, W14, W16, W18, W20, Y5, Y8, Y11, Y12, Y14, Y16, Y18, Y20

### 2.3.3 Tx Bias Resistors

Bias resistors are used to set an internal bias reference current and should be placed as close as possible to their BGA ball.

Table 5: Reference Resistor Values in VS2010TX

Pin Name	Ball #	Resistor Value [ohms]	PU/PD
HDSRC_REXT_H	V11	4.53K	PD to VSS
HDMIDES_RREF	U15	12K	PU to AVDD33
HDII_CB_RTT_EXRES	D14	1K	PD to VSS
USB_TXR_RKL	P18	44.2	PD to VSS

### 2.3.4 VS2010TX Ball Diagram (Top View)

Matrix	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	Matrix
A	VSS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	VSS	A
B	ST1	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	RESET_N	B
C	ST2	ST0	GPIO[3]	NS	NS	NS	NS	NS	AVDD33	VSS	AVDD33	NS	AVDD33	VSS	AVDD33	AVDD33	QVDD25	AVDD33	FULCB	POR_BYPASS	C
D	ST3	NS	ST5	ST4	NS	NS	NS	NS	NS	NS	NS	NS	VSS	HDII_CB_RTT_EXRES	RESET_N	AVDD33	VSS	AVDD33	FULDB	M_SIO_DIN[0] UART_IN[GP10]	D
E	VSS	VSS	NS	GPIO[2]													M_SIO_DIN[1] 2S_BCLK_IN[GP10]	M_SIO_DIN[2] 2S_BCLK_IN[GP10]	M_SIO_DIN[3] 2S_BCLK_IN[GP10]	M_SIO_DIN[4] 2S_BCLK_IN[GP10]	E
F	NS	NS	NS	NS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	M_SIO_DOUT[0] 2S_BCLK_OUT[GP10]	M_SIO_DOUT[1] 2S_BCLK_OUT[GP10]	M_SIO_DOUT[2] 2S_BCLK_OUT[GP10]	M_SIO_DOUT[3] 2S_BCLK_OUT[GP10]	F
G	VSS	VSS	NS	NS	VDD33V	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	M_SIO_DOUT[4] 2S_BCLK_OUT[GP10]	M_SIO_DOUT[5] 2S_BCLK_OUT[GP10]	M_SIO_DOUT[6] 2S_BCLK_OUT[GP10]	ST0	G
H	NS	NS	NS	NS	VDD33V	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	GPIO[6]	GPIO[7]	GPIO[8]	GPIO[9]	H
J	NS	NS	GPIO[0]	GPIO[1]	VDD33V	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	GPIO[20] M_SIO_D[0]	GPIO[21] M_SIO_D[1]	GPIO[22] M_SIO_D[2]	GPIO[23] M_SIO_D[3]	J
K	NC	NC	NC	NC	VDD33V	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	GPIO[24] M_SIO_D[4]	GPIO[25] M_SIO_D[5]	GPIO[26] M_SIO_D[6]	GPIO[27] M_SIO_D[7]	K
L	NC	NC	NC	NC	VDD33V	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	GPIO[28] M_SIO_D[8]	GPIO[29] M_SIO_D[9]	GPIO[30] M_SIO_D[10]	GPIO[31] M_SIO_D[11]	L
M	NC	NC	NC	TCK	VDD33V	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	NC	USB_DRVVBUS	AVDD33	VSS	M
N	NC	NC	NC	TRST	VDD33V	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AVDD33	USB_X0	USB_X1	N
P	NC	NC	NC	TMS	VDD33V	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AVDD33	USB_TXR_RKL	VSS	VSS	P
R	NC	NC	NC	TDO	VDD33V	VDD33V	VDD33V	VDD33V	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	USB_VBUS	AVDD33	USB_DM	USB_DP	R
T	NC	NC	NC	TDI													USB_ID	AVDD33	VSS	VSS	T
U	NC	NC	NC	EE_MO_ST7	DBG_TXD_ST6	NS	NS	DBG_RXD	CFG_SCL	CFG_SDA	NS	NS	NS	NS	HDMI_RREF	HDMI_DDC_SCL	HDMI_DDC_SDA	HDMI_HPD	HDMI_CEC	HDMI_LV5	U
V	FU_V1	FU_V2	X025M_SEL	EE_SCL_SCK	AVDD33	NC	NC	AVDD33	AVDD33	AVDD33	HDSRC_REXT_H	AVDD33	AVDD33	AVDD33	AVDD33	AVDD33	AVDD33	AVDD33	AVDD33	AVDD33	V
W	RCB_REFCLK_O_M	RCB_REFCLK_O_P	WAKEUP_OUT_ST5	EE_CS_ST8	VSS	HDSRC[0]	HDSRC[1]	VSS	HDSRC[2]	HDSRC[3]	VSS	VSS	HDMI_TMDS_CLKP	VSS	HDMI_TMDS_DATA[0]	VSS	HDMI_TMDS_DATA[1]	VSS	HDMI_TMDS_DATA[2]	VSS	W
Y	X025MHZ_XOUT	X025MHZ_XIN	WAKEUP_IN	EE_SDA_M1	VSS	HDSRC[0]	HDSRC[1]	VSS	HDSRC[2]	HDSRC[3]	VSS	VSS	HDMI_TMDS_CLKN	VSS	HDMI_TMDS_DATA[0]	VSS	HDMI_TMDS_DATA[1]	VSS	HDMI_TMDS_DATA[2]	VSS	Y
Matrix	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	Matrix

Figure 6: VS2010TX Ball Diagram

## 2.4 VS2010 RX Signal Description

This section provides information on each pin of the VS2010RX chip. Pins with more than one function use the following convention:

- F1: <function 1 description>
- F2: <function 2 description>
- ST: <strap function description>

Selecting between functions of multi-functional pins is performed by either using VS2010 chip parameters or asserting strap pins. For more details, refer to the section in Chapter 6 that corresponds with the relevant interface category.

### 2.4.1 Rx Functional Signals

Table 6: VS2010RX Functional Signal Table

Signal Name	Ball #	Pad Type	I/f category	If Not Used	Functional Description
CFG_SCL	E3	IO	Debug	WPD	Host interface I2C clock Signal
CFG_SDA	E4	IO	Debug	NC	Host interface I2C data Signal
DBG_RXD	E1	Input	Debug	3.3V WPU	Debug Receive Data (I)
DBG_TXD_ST6	E2	IO,PU	Debug	NC	Debug Transmit Data (O); ST: strap pin #6
EE_CS_ST8	G2	IO,PD	EEPROM	NC	SPI EEPROM chip select; ST: strap pin #8
EE_MO_ST7	G3	IO,PD	EEPROM	NC	SPI EEPROM MO (master Out); ST: strap pin #7
EE_SCL_SCK	F3	IO,PU	EEPROM	NC	Clock for Both I2C and SPI EEPROMs (O)
EE_SDA_MI	F2	IO,PU	EEPROM	NC	I2C EEPROM SDA or SPI EEPROM MI (Master In)
GPIO[0]	M1	IO,PU	GPIO	NC	General Purpose IO Bit #0
GPIO[1]	N4	IO,PU	GPIO	NC	General Purpose IO Bit #1
GPIO[16]	J20	IO,PU	GPIO	4.7K-10K PD	General purpose IO bit #16 (IO).Must be tied to external 4.7K-10K pulldown resistor in all applications.
GPIO[17]	J22	IO,PU	GPIO	4.7K-10K PD	General purpose IO bit #17 (IO ).Must be tied to external 4.7K-10K pulldown resistor in all applications.
GPIO[18]	J21	IO,PU	GPIO	NC	General purpose IO bit #18 (IO)
GPIO[19]	H20	IO,PU	GPIO	NC	General purpose IO bit #19 (IO)
GPIO[2]	N5	IO,PU	GPIO	NC	General Purpose IO Bit #2
GPIO[20]/MSIO_DO[0]	H22	IO,PU	GPIO	NC	F1: General purpose IO bit #20;F2: MSIO data out 0
GPIO[21]/MSIO_DO[1]	H21	IO,PU	GPIO	NC	F1: General purpose IO bit #21;F2: MSIO data

Signal Name	Ball #	Pad Type	I/f category	If Not Used	Functional Description
					out 1
GPIO[22]/MSIO_DO[2]	G20	IO,PU	GPIO	NC	F1: General purpose IO bit #22;F2: MSIO data out 2
GPIO[23]/MSIO_DO[3]	G22	IO,PU	GPIO	NC	F1: General purpose IO bit #23;F2: MSIO data out 3
GPIO[24]/MSIO_DO[4]	G21	IO,PU	GPIO	NC	F1: General purpose IO bit #24;F2: MSIO data out 4
GPIO[25]/MSIO_DO[5]	F20	IO,PU	GPIO	NC	F1: General purpose IO bit #25;F2: MSIO data out 5
GPIO[26]/MSIO_DI[0]	F19	IO,PU	GPIO	NC	F1: General purpose IO bit #26;F2: MSIO data in 0
GPIO[27]/MSIO_DI[1]	F18	IO,PU	GPIO	NC	F1: General purpose IO bit #27;F2: MSIO data in 1
GPIO[28]/MSIO_DI[2]	E19	IO,PU	GPIO	NC	F1: General purpose IO bit #28;F2: MSIO data in 2
GPIO[29]/MSIO_DI[3]	G19	IO,PU	GPIO	NC	F1: General purpose IO bit #29;F2: MSIO data in 3
GPIO[3]	P5	IO,PU	GPIO	NC	General Purpose IO Bit #3
GPIO[30]/MSIO_DI[4]	H19	IO,PU	GPIO	NC	F1: General purpose IO bit #30;F2: MSIO data in 4
GPIO[31]/MSIO_DI[5]	G18	IO,PU	GPIO	NC	F1: General purpose IO bit #31;F2: MSIO data in 5
HDI_CB_RTT_EXRES	W11	AIO	HDI	Must Use	HDI central bias external resistor. Should be tied to a 1KOhm 1% pull down resistor
HDMIO_5V	E14	O3State	HDMI	NC	HDMI Tx 5V power signal output enable
HDMIO_CEC	E11	IO	HDMI	WPU	HDMI Tx CEC bus
HDMIO_DDC_SCL	E12	IO	HDMI	WPU	HDMI Tx DDC I2C clock
HDMIO_DDC_SDA	E13	IO	HDMI	WPU	HDMI Tx DDC I2C data
HDMIO_HPD	E15	Input, PD	HDMI	NC	HDMI Tx hot plug detect input
HDMIO_RREF	D9	AIO	HDMI	Must use	HDMI current Source Resistor. Should be tied to a 4.02 KOhm 1% pull down resistor.
HDMIO_TMDSCLKN	A13	AO	HDMI	NC	HDMI Tx TMDS clock lane (N)
HDMIO_TMDSCLKP	B13	AO	HDMI	NC	HDMI Tx TMDS clock lane (P)
HDMIO_TMDSDATAn[0]	A11	AO	HDMI	NC	HDMI Tx TMDS data lane 0 (N)
HDMIO_TMDSDATAn[1]	A9	AO	HDMI	NC	HDMI Tx TMDS data lane 1 (N)

Signal Name	Ball #	Pad Type	I/f category	If Not Used	Functional Description
]					
HDMIO_TMDSDATAn[2]	A7	AO	HDMI	NC	HDMI Tx TMDS data lane 2 (N)
HDMIO_TMDSDATAp[0]	B11	AO	HDMI	NC	HDMI Tx TMDS data lane 0 (P)
HDMIO_TMDSDATAp[1]	B9	AO	HDMI	NC	HDMI Tx TMDS data lane 1 (P)
HDMIO_TMDSDATAp[2]	B7	AO	HDMI	NC	HDMI Tx TMDS data lane 2 (P)
HDSNK_REXT_H	C19	AIO	HDBaseT	Must Use	HDBT current Source Resistor. Should be tied to a 4.53 KOhm 1% pull down resistor.
HDSNKn[0]	A21	AIO	HDBaseT	NC	HDBaseT Tranceive Channel 0 (N)
HDSNKn[1]	A20	AIO	HDBaseT	NC	HDBaseT Tranceive Channel 1 (N)
HDSNKn[2]	A17	AIO	HDBaseT	NC	HDBaseT Tranceive Channel 2 (N)
HDSNKn[3]	A16	AIO	HDBaseT	NC	HDBaseT Tranceive Channel 3 (N)
HDSNKp[0]	B21	AIO	HDBaseT	NC	HDBaseT Tranceive Channel 0 (P)
HDSNKp[1]	B20	AIO	HDBaseT	NC	HDBaseT Tranceive Channel 1 (P)
HDSNKp[2]	B17	AIO	HDBaseT	NC	HDBaseT Tranceive Channel 2 (P)
HDSNKp[3]	B16	AIO	HDBaseT	NC	HDBaseT Tranceive Channel 3 (P)
ST10	K19	IO	MSIO	WPU	Strap pin #10
MSIO_DIN[0]/UART_IN/ GPIO[4]	P18	IO,PU	MSIO	NC	F1: MSIO data in bit 0; F2:UART in; F3: GPIO bit 4
MSIO_DIN[1]/I2S_DIN/ GPIO[5]	P19	IO,PU	MSIO	NC	F1: MSIO data in bit 1; F2: I2S data [0] in; F3: GPIO bit #5
MSIO_DIN[2]/I2S_WCLK_IN/ GPIO[6]	N19	IO,PU	MSIO	NC	F1: MSIO data in bit 2; F2:I2S WCLK in; f3: General purpose pin #6
MSIO_DIN[3]/CIR_IN/ GPIO[7]	N18	IO,PU	MSIO	NC	F1: MSIO data in bit 3; F2: CIR in; F3: GPIO bit 7
MSIO_DIN[4]/I2S_BCLK_in/ GPIO[8]	M19	IO,PU	MSIO	NC	F1: MSIO data in bit 4; F2: I2S BCLK in ; f3: GPIO bit 8
MSIO_DIN[5]/GPIO[9]	M18	IO,PU	MSIO	NC	F1: MSIO data in bit 5; F2: GPIO bit 9
MSIO_DOUT[0]/UART_OUT/ GPIO[10]	L19	IO,PU	MSIO	NC	F1: MSIO data out bit 0; F2: UART out ; F3: GPIO bit 10
MSIO_DOUT[1]/I2S_DOUT/ GPIO[11]	K18	IO,PU	MSIO	NC	F1: MSIO data out bit 1;F2: I2S data [0] out; f3: GPIO bit 11
MSIO_DOUT[2]/I2S_WCLK_OUT/ GPIO[12]	L18	IO,PU	MSIO	NC	F1: MSIO data out bit 2; F2: I2S WCLK out; F3: GPIO bit 12
MSIO_DOUT[3]/	J18	IO,PU	MSIO	NC	F1: MSIO data in bit 3; F2: CIR Out; F3: GPIO

Signal Name	Ball #	Pad Type	I/f category	If Not Used	Functional Description
CIR_OUT/GPIO[13]					bit 13
MSIO_DOUT[4]/I2S_BCLK_OUT/GPIO[14]	H18	IO,PU	MSIO	NC	F1: MSIO data in bit 4; F2: I2S BCLK out; f3: GPIO bit 14
MSIO_DOUT[5]/GPIO[15]	J19	IO,PU	MSIO	NC	F1: MSIO data in bit 5; F2: GPIO bit 15
POR_BYPASS	D2	Input	MISC	Must use	Power on reset select: '0'- POR enabled; '1'- POR disabled
QVDD25	J6	N/A	FU	GND	Reserved. Must be tied to ground
RCB_REFCLK0_M	E22	AI	MISC	If XO25M_S EL=1 short to VDD18	F1: 125MHz LVDS reference Clock (N); F2: 1.2V dc (see application notes on single ended application for this pin).
RCB_REFCLK0_P	E21	AI	MISC	If XO25M_S EL=1 short to VDD18	F1: 125MHz LVDS reference Clock (P); F2: 125MHz Single-ended reference clock
RESET_IN	E5	Input	MISC	WPU	VS2310 Tx Reset In (Active only when POR_BYPASS=1)
RESET_N	C1	AIO	MISC	WPU	Power on reset bi-directional pin (open drain). 4.7KOhm PU resistor to AVDD33 and 1nF capacitor to GND close to the pin are needed when active (POR_BYPASS=0)
ST0	V5	IO,PD	MISC	Must Use	Strap pin #0
ST1	V4	IO,PD	MISC	Must Use	Strap pin #1
ST11	U5	IO	MISC	Must Use	Strap pin #11. Must be tied to external weak pulldown resistor in all applications.
ST2	U4	IO,PD	MISC	Must Use	Strap pin #2
ST3	T4	IO,PU	MISC	Must Use	Strap pin #3. Must be connected to 1k pulldown in all applications.
ST4	P4	IO,PU	MISC	Must Use	Strap pin #4
ST5	R4	IO,PD	MISC	Must Use	Strap pin #5
TCK	H3	Input, PU	JTAG	NC	JTAG
TDI	G1	Input, PU	JTAG	NC	JTAG
TDO	H2	O3State	JTAG	NC	JTAG
TMS	F1	Input, PU	JTAG	NC	JTAG

Signal Name	Ball #	Pad Type	I/f category	If Not Used	Functional Description
TRST	H1	Input, PD	JTAG	1KPD	JTAG
USB_DM	B4	AIO	USB	NC	DM pin of the USB connector (IO)
USB_DP	A4	AIO	USB	NC	DP pin of the USB connector (IO)
USB_DRVVBUS	D6	Output	USB	NC	VBUS charge pump control
USB_ID	B5	AIO, PU	USB	NC	Identification (ID) pin of the USB connector. '1' indicates that VS2010 is connected to a host (USBH mode). '0' indicates that VS2010 is connected to a device (USB D mode).
USB_TXR_RKL	C3	AIO	USB	Must Use	Reference resistor. Should be tied to a 44.2 Ohm 1% pull down resistor.
USB_VBUS	C5	AIO	USB	NC	VBUS pin of the USB connector
USB_XI	A2	XTAL	USB	NC	USB 12MHz Crystal clock input
USB_XO	B2	XTAL	USB	NC	USB 12MHz Crystal clock output
WAKEUP_IN	J1	Input, PU	MISC	NC	Wakeup Input
WAKEUP_OUT_ST9	J2	IO	MISC	WPD	Wakeup Output; ST: Strap pin #9
XO25M_SEL	E20	Input, PD	MISC	NC	Reference clock source select: '1' - 25MHz reference clock, crystal or LVCMOS oscillator; '0' - 125MHz reference clock on RCB_REFCLK0_P/M <b>NOTE THAT 25MHz CRYSTAL IS FOR FUTURE USE ONLY</b>
XO25MHZ_XIN	D21	XTAL	MISC	If XO25M_SEL=0 short to GND	25MHz Crystal clock or LVCMOS oscillator input <b>NOTE THAT 25MHz CRYSTAL IS FOR FUTURE USE ONLY</b>
XO25MHZ_XOUT	D22	XTAL	MISC	If XO25M_SEL=0 NC	25MHz Crystal clock output <b>NOTE THAT 25MHz CRYSTAL IS FOR FUTURE USE ONLY</b>

## 2.4.2 Rx Non-Functional Signals

Table 7: VS2010RX Non-functional Signal Table

Symbol	Type	Description	Ball Numbers
NC	Non-connected balls	Non-connected ball	C14, D13, D16, D17, D7, E6, E9, K20, K21, K22, L20, L21, L22, M20, M21, M22, N20, N21, N22, P20, P21, P22, R20, R21, R22, T20, T21, T22, U20, U21, U22, V6, V7
FU	Future Use	Reserved. Must be tied to 3.3V external 1K pull-up resistor.	D5
FU	Future Use	Reserved. Must be tied to external weak pull-down resistor	R19
FU_J3	JTAG	TEST_MODE_1. Must be tied to external weak pulldown resistor (27.4K).	J3
FU_J4	JTAG	TEST_MODE_0. Must be tied to external weak pulldown resistor (27.4K).	J4
NS	Not Supported	Not supported	K3, F4, F5, H4, H5, G4, G5, AA20, AA19, AA18, AA17, AA15, AA14, AA13, AA12, AB20, AB19, AB18, AB17, AB15, AB14, AB13, AB12, AA16, AB16, W17, W21, AB3, AB4, AB5, AB6, AB8, AB9, AB10, AB11, AA3, AA4, AA5, AA6, AA8, AA9, AA10, AA11, AB7, AA7, W18, T19, T18, V22, R18, V20, L4, L3, K1, AA1, AB1, V2, V1, Y2, Y1, U2, U1, P2, P1, T2, T1
NS	Not Supported	Not supported – Must be tied to external weak pullup resistor	K2, R5, T5
NS	Not Supported	Not supported – Must be tied to external weak pulldown resistor	K4, M5
NS	Not Supported	Not supported – must be connected to GND	L5, M4, M3, M2, U19, W19, W22, V19, W20, V21, L1, K5, L2
VDD	1.0 V digital supply	1.0 V digital supply	D15, D18, E16, E18, F11, F12, F13, F14, F15, F16, K6, L6, M6, N6, P6, R6, T6, U6, U7, U8, U9, U10, U11, U12, U13, U14, U15, U16, U17, V8, V9, V10, V11, V12, V13, V14, V15, V16, V18
VDD33V	3.3 V supply signals	3.3 V supply signal	E7, F6, F7, F8, F9, F10, F17, G6, G17, H6, H17, J5, J17, K17, L17, M17, N17, P17,

			R17, T17
AVDD10	1.0 V analog supply signals	1.0 V analog supply signal	C15, C16, C17, C18, C20, C21, D20, F22, Y13, Y15, Y16, Y17, Y19, Y21, AA21, AA22
AVDD18	1.8 V analog supply signals	1.8 V analog supply signal	C6, C7, C8, C9, D4, N2, N3, P3, T3, U3, Y3, Y4, Y5, Y6, Y7, AA2
AVDD33	3.3 V analog supply signals	3.3 V analog supply signal	C10, C11, C12, C13, D8, D10, D12
VSS	Ground signals	Ground signal	A3, A5, A6, A8, A10, A12, A14, A15, A18, A19, A22, B1, B3, B6, B8, B10, B12, B14, B15, B18, B19, B22, C2, C4, C22, D1, D3, D11, D14, D19, E8, E10, E17, F21, G7, G8, G9, G10, G11, G12, G13, G14, G15, G16, H7, H8, H9, H10, H11, H12, H13, H14, H15, H16, J7, J8, J9, J10, J11, J12, J13, J14, J15, J16, K7, K8, K9, K10, K11, K12, K13, K14, K15, K16, L7, L8, L9, L10, L11, L12, L13, L14, L15, W8, AB22, A1, L16, M7, M8, M9, M10, M11, M12, M13, M14, M15, M16, N1, N7, N8, N9, N10, N11, N12, N13, N14, N15, N16, P7, P8, P9, P10, P11, P12, P13, P14, P15, P16, R1, R2, R3, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, T7, T8, T9, T10, T11, T12, T13, T14, T15, T16, U18, V3, V17, W1, W2, W3, W4, W5, W6, W7, W9, W10, W12, W13, W14, W15, W16, Y8, Y9, Y10, Y11, Y12, Y14, Y18, Y20, Y22, AB2, AB21

### 2.4.3 Rx Bias Resistors

Bias resistors are used to set an internal bias reference current and should be placed as close as possible to their BGA ball.

**Table 8: Reference Resistor Values in VS2010RX**

Pin Name	Pin #	Resistor value (ohms)	PU/PD
HDSNK_REXT_H	C19	4.53K	P.D to VSS
HDMISER_RREF	D9	4.02K	P.D to VSS
HDII_CB_RTT_EXRES	W11	1K	P.D to VSS
USB_TXR_RKL	C3	44.2	P.D to VSS

## 2.4.4 VS2010RX Ball Diagram (Top View)

Matrix	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	Matrix	
A	VSS	USB_X1	VSS	USB_DP	VSS	VSS	HDMO_TMD_SDATA[2]	VSS	HDMO_TMD_SDATA[3]	VSS	HDMO_TMD_SDATA[0]	VSS	HDMO_TMD_SCLN	VSS	VSS	HDSNK[3]	HDSNK[2]	VSS	VSS	HDSNK[1]	HDSNK[0]	VSS	A	
B	VSS	USB_X0	VSS	USB_DM	USB_ID	VSS	HDMO_TMD_SDATA[2]	VSS	HDMO_TMD_SDATA[1]	VSS	HDMO_TMD_SDATA[0]	VSS	HDMO_TMD_SCLKP	VSS	VSS	HDSNK[3]	HDSNK[2]	VSS	VSS	HDSNK[1]	HDSNK[0]	VSS	B	
C	RESET_N	VSS	USB_TRX_RKL	VSS	USB_VBUS	AVDD18	AVDD18	AVDD18	AVDD18	AVDD33	AVDD33	AVDD33	AVDD33	NC	AVDD10	AVDD10	AVDD10	AVDD10	HDSNK_REXT_H	AVDD10	AVDD10	VSS	C	
D	VSS	POR_BYPASS	VSS	AVDD18	FU_D6	USB_DRV1VBUS	NC	AVDD33	HDMO_REP	AVDD33	VSS	AVDD33	NC	VSS	VSS	NC	NC	VSS	AVDD10	XO25M_XIN	XO25M_XOUT	VSS	D	
E	DBG_RXID	DBG_TXD_S	CFG_SCL	CFG_SDA	RESET_IN	NC	VDD33V	VSS	NC	VSS	HDMO_GEC	HDMO_DDC_SCL	HDMO_DDC_SDA	HDMO_SV	HDMO_HPD	VSS	VSS	VSS	GPIQ[2][MSB]	XO25M_SER	RCB_REFCLK_P	RCB_REFCLK_M	E	
F	TMS	EE_SDA_M1	EE_SCL_SCK	NS	NS	VDD33V	VDD33V	VDD33V	VDD33V	VDD33V	VSS	VSS	VSS	VSS	VSS	VSS	VDD33V	GPIQ[27][MSB]	GPIQ[26][MSB]	GPIQ[25][MSB]	VSS	AVDD10	F	
G	TDI	EE_CS_ST8	EE_MO_ST7	NS	NS	VDD33V	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD33V	GPIQ[31][MSB]	GPIQ[29][MSB]	GPIQ[28][MSB]	GPIQ[24][MSB]	GPIQ[23][MSB]	G	
H	TRST	TDO	TKC	NS	NS	VDD33V	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD33V	MSIO_DOUT[4]	GPIQ[30][MSB]	GPIQ[18]	GPIQ[15][MSB]	GPIQ[10][MSB]	H	
J	WAKEUP_IN	WAKEUP_OUT_ST9	FU_J3	FU_J4	VDD33V	OVDD25	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD33V	MSIO_DOUT[3]	MSIO_DOUT[5]	GPIQ[16]	GPIQ[18]	GPIQ[17]	J	
K	NS	NS	NS	NS	NS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD33V	MSIO_DOUT[1]	MSIO_DOUT[0]	ST10	NC	NC	K	
L	NS	NS	NS	NS	NS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD33V	MSIO_DOUT[2]	MSIO_DOUT[1]	MSIO_DOUT[0]	NC	NC	NC	L
M	GPIQ[0]	NS	NS	NS	NS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD33V	MSIO_DOUT[1]	MSIO_DOUT[0]	MSIO_DN[4]	MSIO_DN[3]	MSIO_DN[2]	MSIO_DN[1]	M
N	VSS	AVDD18	AVDD18	GPIQ[4]	GPIQ[2]	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD33V	MSIO_DN[3]	MSIO_DN[2]	MSIO_DN[1]	MSIO_DN[0]	NC	NC	N
P	NS	NS	AVDD18	ST4	GPIQ[3]	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD33V	MSIO_DN[0]	MSIO_DN[1]	UART_INGPIO[4]	UART_OUTGPIO[8]	NC	NC	P
R	VSS	VSS	VSS	ST5	NS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD33V	NS	FU_R9	NC	NC	NC	R	
T	NS	NS	AVDD18	ST3	NS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD33V	NS	NS	NC	NC	NC	T	
U	NS	NS	AVDD18	ST2	ST11	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	NS	NC	NC	NC	NC	U
V	NS	NS	VSS	ST1	ST0	NC	NC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	NS	NS	NS	NS	V
W	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	HDL_CB_RTT_DRVRES	VSS	VSS	VSS	VSS	VSS	NS	NS	NS	NS	NS	NS	NS	W
Y	NS	NS	AVDD18	AVDD18	AVDD18	AVDD18	AVDD18	VSS	VSS	VSS	VSS	VSS	AVDD10	VSS	AVDD10	AVDD10	AVDD10	AVDD10	VSS	AVDD10	VSS	AVDD10	VSS	Y
AA	NS	AVDD18	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	AVDD10	AVDD10	AA
AB	NS	VSS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	NS	VSS	VSS	AB

Figure 7: VS2010RX Ball Diagram

## 3 Functional Description

### 3.1 HDMI Interface

The VS2010 chipset supports an HDMI-compatible interface. The VS2010TX receives non HDCP-encrypted HDMI traffic from a source, converts the traffic into HDBaseT packets (T-packets) and forwards them to the link. On the VS2010RX side, the HDMI interface extracts T-packets with HDMI traffic from the HDBaseT link, converts them back to HDMI and transmits them via the HDMI port.

There are two types of HDMI signals:

- TMDS Signals – includes differential data signals and the differential clock signal.
- HDMI Control Signals – includes all control signals defined in the HDMI 2.0 standard (DDC, 5V, HPD, and CEC).

#### 3.1.1 TMDS Signals

This group contains four pairs of unidirectional differential signals:

- Three differential pairs are used for the HDMI serial data transfer. The data is driven by a TMDS transmit PHY on the VS2010RX chip or received by the VS2010TX chip. The data rate on the TMDS data line can reach up to 3.4 GHz.
- The fourth differential pair is the TMDS clock that is generated by the HDMI transmitter. The frequency of the clock signal is one tenth of the actual serial data rate. The HDMI PHY receiver uses this clock signal to generate the serial clock used for HDMI data recovery.

The VS2010 HDMI transmitters incorporate specialized capabilities suited to dealing with the broad bandwidth of TMDS signals and varying HDMI cable lengths in order to maintain signal quality. For example:

- A TMDS driver with configurable signal pre-emphasis capabilities.
- The VS2010 transmitter supports a double termination feature.
- The VS2010TX HDMI receiver uses an internal adaptive equalizer to improve its signal detection capabilities. The adaptive equalization process is done automatically after the receiver powers up and the optimal equalizer (in terms of BER) is selected.
- The receiver handles two termination types – AC and DC termination.
- The 3 HDMI data lanes in the VS2010TX are swappable.

#### 3.1.2 HDMI Control Signals

This group contains the following signals:


- *HPD* – This signal is an HDMI Rx device output (VS2010RX input and VS2010TX output) that is sent towards the source HDMI equipment, indicating that the sink E-EDID memory is available for reading. The Hot Plug Detect pin can be asserted only when the +5V Power signal from the source is detected.
- *5V* – This signal is output from the source HDMI device (VS2010TX input and VS2010RX output). The HDMI 5V signal is pass-through (by default) – that is, it is only shown on the VS2310RX/VS2000RX output when an HDBaseT link is established and the HDMI Source is connected and outputting its 5V control signal.
- *CEC* – The CEC line is used for high-level user control of HDMI-connected devices.
- *DDC* – This is a two-wire bidirectional I2C interface used for HDMI control. Any HDMI device connected to a VS2010 device must support the I2C clock stretching mechanism.

Note that the HDMI specification requires special treatment for these signals such as pull-up or pull-down resistors. You must utilize these requirements on your board according to the HDMI specification.

## 3.2 HDBaseT Interface

VS2010 chips use a four-pair STP/UTP cable to transfer AV data over a CATx cable. Figure 8 illustrates conceptual schematics of how the VS2010 RX and TX devices should be connected to the UTP cable when the link is not used to transfer power.

The four-differential HDBaseT pairs in the VS2010 are connected to a transformer and to pull-up resistors. The transformer is connected to the STP/UTP cable via an RJ45 connector.



**Figure 8: VS2010TX and VS2010RX Link Connection Example**

The pair order in the VS2010 HDBaseT interface may be swapped. The HDBaseT PHY automatically detects pairs coupling. Three different configurations are supported: straight, crossover and semi-crossover as shown below:





Figure 9: VS2010 RX and TX Pair Coupling

### 3.3 USB Functionality

The VS2010TX and VS2010RX chips include USB2.0 support for seamlessly extending USB2.0 traffic over the HDBaseT link. These components include:

- Embedded USB2.0 PHY transceiver
- A serial interface engine
- Two types of USB interfaces: USBD and USBH

Both VS2010RX and VS2010TX chips include a USB2.0 T-Adaptor block. The T-adaptors are responsible for converting USB2.0 traffic into T-packets for transfer over the HDBaseT link. This block may be configured by SW parameter to function as either a USBH T-Adaptor or a USBD T-Adaptor and connect either a host or a device respectively. An HDBaseT link with a USBH T-adaptor on one end and a USBD T-adaptor on the other end may be considered a USB2.0 HUB with the upstream port and downstream port. This is shown in the figure below:



**Figure 10: USB2.0 Extension Over HDBaseT Link**

Note that the USB T-adaptor performs an enumeration process with all devices and hubs connected to it. This means that the host sees a flattened tree that includes all devices without cascaded hubs (if present).

Up to 7 USB devices are supported by the USB hub.

The VS2010 chipset supports isochronous transfers for USB webcams, microphones, and speakers.

Refer to the Firmware Release Note for additional information on supported USB functionality.

#### NOTE

The state of the USB D+ and D- pins is not defined during the Colligo reset state. For some Colligo devices, while the device is in reset state and Vbus is active, USB pins D+ and/or D- may be in a High state. Refer to Application Notes AN2001 (Hardware Design Guidelines) and AN2050 (USB Interface) for additional information and system considerations.

### 3.4 External Boot Memory I/F

VS2010 chips can be connected to an external SPI Flash memory for storage of software and important system parameters. An SPI interface is used to give the CPU access to the memory.

**NOTE**

It is also possible to utilize the SPI interface to update the firmware, although this requires special handling. Refer to the *Hardware Design Guideline Application Note* for additional information.

## 3.5 UART T-Adaptor Functionality

The UART T-adaptor converts native UART traffic from the UART interface (*MSIO\_DIO / UART\_TX, MSIO\_DOO / UART\_RX*) into HDBaseT packets. UART HDBaseT packets may be transmitted over the link to the partner device. The UART T-adaptor may be configured to two modes of operation:

- Pre-configured
- Oversampled

### 3.5.1 Working in Pre-configured mode

In this mode, the UART baud rate is known a priori to both partners. This mode is more efficient with respect to data rate consumption. It is recommended to use this mode when high UART rates are required in LPPF1/2 HDBaseT modes. The table below illustrates how to configure a system to preconfigured UART mode:

**Table 9: UART Pre-configured Parameter Settings**

Parameter Name	Description
TACnf.UART.Mode	Pre-configured
TACnf.UART.BaudRate	The required discrete baud rate
TACnf.UART.CharLen	The required character length (5,6,7 or 8 bits)
TACnf.UART.OversampleRate	Don't care (leave as default)
TACnf.UART.ParityBit	The required parity true/false
TACnf.UART.StopBit	The required number of stop bits (none, one or two bits)

### 3.5.2 Working in Oversampled Mode

In this mode, the UART baud rate is unknown a priori. This mode is typically used when a PC with DTE client is connected and the baud rate depends on the managed equipment which may change between setups. In oversampled mode, the UART TX and RX lines are sampled using a 1.5MHz sampling clock on one side and recovered using a recovery clock on the partner's side.

The table below illustrates how to configure a system to oversampled UART mode:

**Table 10: UART Oversampled Parameter Settings**

Parameter Name	Value
TACnf.UART.Mode	Oversampled
TACnf.UART.BaudRate	Don't care (leave as default)
TACnf.UART.CharLen	Don't care (leave as default)
TACnf.UART.OversampleRate	Fixed, read only field
TACnf.UART.ParityBit	Don't care (leave as default)
TACnf.UART.StopBit	Don't care (leave as default)

**NOTE**

When using oversampled UART in LPPF mode, the maximum supported baud rate is 115200 Kbps.

### 3.6 IR T-Adaptor Functionality

Two IR T-adaptors are available on both VS2010 RX and TX chips.

These T-adaptors convert native infrared traffic from the CIR interface (*MSIO\_DI3/CIR\_IN*, *MSIO\_DO3/CIR\_OUT*) into HDBaseT packets. CIR HDBaseT packets may be transmitted over the link to the partner device.

The IR signal input from the *CIR\_IN* signal is oversampled by the CIR-Tx T-adaptor and transferred over the link in an HDBaseT packet format. The CIR-Rx T-adaptor receives the CIR T-packets and recovers the original IR wave over the *CIR\_OUT* signal. On each side, the user assigns the attributes of its received/transmitted CIR signal using the CIR T-adaptor info parameters.

### 3.7 I<sup>2</sup>S T-Adaptor Functionality

Two I<sup>2</sup>S audio T-adaptors are available on VS2010 RX and TX chips.

These T-adaptors convert native I<sup>2</sup>S audio traffic from the I<sup>2</sup>S input interface into HDBaseT packets:

- MSIO\_DIN[1]/I2S\_DIN/GPIO[5]
- MSIO\_DIN[2]/I2S\_WCLK\_IN/GPIO[6]
- MSIO\_DIN[4]/I2S\_BCLK\_IN/GPIO[8]

On the other side of the link, the native I<sup>2</sup>S signals are recovered via the pins:

- MSIO\_DOUT[1]/I2S\_DOUT/GPIO[11]
- MSIO\_DOUT[2]/I2S\_WCLK\_OUT/GPIO[12]
- MSIO\_DOUT[4]/I2S\_BCLK\_OUT/GPIO[14]

The maximum I2S BCLK rate currently supported is 5MHz.

---

**NOTE**

Special care should be taken when selecting an audio DAC device. The designer should be aware that the Audio DAC device must include an integrated PLL. Using an audio DAC without an integrated PLL may result in audio corruption.

---

## 4 Traffic Rate Specification

The auxiliary channel has an aggregated traffic budget of 300 Mbps. For T-Adaptors, the budget is 280 Mbps (due to additional overhead) that is shared between the T-adaptors that are enabled by the application. Enabling or disabling T-adaptors is possible using `system.FeatureList.<T-adaptor name>.class of parameters`.

When a T-adaptor is enabled, its native data packets consume traffic rate budget according to the values specified in Table 11 below.

**Table 11: T-Adaptor Auxiliary Channel Traffic Consumption**

Feature	Active (Double-Aux) Consumed bit rate (Mbps)
Aggregated budget	280
I2S	12
UART (oversampled @115200 baud)	3
MSIO	6
CIR (oversampled, pass-through)	0.5
HDMI controls (DDC, 5V,HPD)	3.3
<b>Total Excluding USB</b>	<b>24.8</b>
USB	Best Effort - utilizes remaining available bandwidth. For example, when all the features above are active, USB can utilize $280 - 24.8 = 255.2$ Mbps.

## 5 HDBaseT Operational Modes

### 5.1 Overview

The VS2010 runs in the following HDBaseT operation modes:

- Low Power Partial Functionality (LPPF1)
- Active HDBaseT (ACTIVE)
- Long-Reach (LR)

During transitions between HDBaseT Operation Modes, there is no signal continuity on the chip interfaces.

### 5.2 Modes

#### 5.2.1 Low Power Partial Functionality (LPPF1)

In Low Power Partial Functionality (LPPF1) mode, a low-power communication link is established between two HDBaseT devices.

#### 5.2.2 Active HDBaseT (ACTIVE)

In Active HDBaseT (ACTIVE) mode, the HDBaseT port establishes a high throughput link with its link partner using downstream/upstream sub-links.

#### 5.2.3 Long Reach (LR)

Long Reach (LR) mode enables operation over longer cable runs (up to 150m/492ft) through the reduction of the symbol rate over the HDBaseT link. Note that the far-end of the link can be any Valens device.

**Table 12: System State per Selection Mode on Local and Remote Sides**

		Mode Selected on Remote Side			
		LPPF1	LPPF2	Long Reach	HDBaseT
Mode Selected on Local Side (VS2010)	HDBaseT	LPPF1	LPPF1	Long Reach	HDBaseT
	Long Reach	LPPF1	LPPF1	Long Reach	Long Reach
	LPPF1	LPPF1	LPPF1	LPPF1	LPPF1

## 5.3 Events

The table below describes the events leading to Operating Mode changes.

**Table 13: Operating Mode Events**

Event Name	Description
Link Loss	Any event that causes a link loss
Operation Mode Change Request	As defined in the HDBaseT Specification
Wakeup	Event causing a transition from LPPF to ACTIVE – for future support
Standby	Event causing a transition from ACTIVE to LPPF – for future support

### 5.3.1 Auto-LPPF Functionality

Mode transitions between Active and Low-Power modes are possible through different mechanisms:

- Manual control using Host Interface parameters to specify the required operating mode. Mismatches between the requested operating modes of the link partners are resolved according to table 22 above.
- Automatic mode transitions based on certain events (“Auto-LPPF”)

Auto-LPPF allows for Colligo devices to enter and exit LPPF mode without the intervention of any external control element (such as an on-board controller). Trigger events can be defined, the presence - or absence - of which result in the mode transition. These triggers are as follows:

- HDMI video (TMDS clock)
- USB traffic

The triggers are configurable via boot-time (bring-up) parameters, which in turn defines the exact behavior of the Auto-LPPF mechanism. Auto-LPPF can interoperate with VS100/VS010 link partners, as well as with link partners operating in manual mode.

Refer to Valens Application Note AN2015 – Firmware Parameter Descriptions for information on the Auto-LPPF configuration settings.

## 6 Configuration and Management

Configuring the VS2010 chip can be achieved by the following methods:

- HW Strap Pins – Values are latched upon exiting reset
- Soft straps (GPIOs) – Asserting GPIO inputs during application bring-up
- Parameters – Configuring VS2010 parameter values in the external FLASH memory
- Host Interface – Configuring VS2010 parameters during run time or immediately after reset and before link establishment.

A VS2010 device is capable of managing its remote link partner using the host interface commands. Management messages are transferred over the main and auxiliary HDBaseT channels.

### 6.1 HW Strap Pins

Hardware strap pins are used to configure the chip's operational mode. These pins are sampled at the rise of the reset signal. After they are sampled, these pins regain their default run-time functionality.

**Table 14: VS2010 RX/TX HW Strap Pin Description**

STRAP Pin	Pin Name	Default (Internal PU/PD)	Strap Functionality
Strap[0]	ST0	PD	Strap bits 0-2 define the 3 LSB bits of the VS2010 configuration I2C slave device address. The 7 bit I2C address of VS2010 is set as follows: I2C address = {4'b0101, A2, A1, A0} Where A2, A1 and A0 are the values of ST2, ST1 and ST0 during reset respectively.
Strap[1]	ST1	PD	
Strap[2]	ST2	PD	
Strap[3]	ST3	PU	Strap bit #3. Must be connected to 1k pull down in all applications.
Strap[4]	ST4	PU	Defines the type of interface for the external FLASH device: '0' -SPI '1' - Reserved
Strap[5]	ST5	PD	Defines if the VS2010 boots from internal or external memory: '0' - Internal '1' - External
Strap[6]	DBG_TXD_ST6	PU	This strap bit, together with strap bit #7 and strap bit #10 define the external FLASH memory size as follows: [strap#10, strap#7, strap#6] = [110] - 2MB (16Mbits)

STRAP Pin	Pin Name	Default (Internal PU/PD)	Strap Functionality
			All other bit combinations are illegal.
Strap[7]	EE_MO_ST7	PD	This strap bit, together with strap bit #6 and strap bit #10 define the external FLASH memory size. See strap #6 above for a full description.
Strap[8]	EE_CS_ST8	PD	For Valens internal use only
Strap[9]	WAKEUP_OUT_ST9	None*	This strap bit selects one of two options for the page bit location (address bit 16) in an I2C FLASH memory '0' -Page/block bit is in Bit[16] of the I2C command '1' - Page/block bit is in Bit[18] of the I2C command If your memory device uses SPI interface, the value of this strap is ignored.
Strap [10]	ST10	None*	This strap bit, together with strap bit #6 and strap bit #7 define the external FLASH memory size. See strap #6 above for a full description.
Strap [11]	ST11	None*	For Valens internal use only

\* **IMPORTANT:** The strap pins ST11, ST10 and WAKEUP\_OUT\_ST9 do not have internal default pullup/pulldown resistors. They must be tied to a weak pullup/pulldown resistor on the board.

## 6.2 SW Strap Pins

The pins listed in Table 15 are used to configure the FW behavior. These pins may be left unconnected if the default internal pad resistor value is suitable for the application. You can assert these pins on your board (typically using dip-switch buttons or using external pullup/pulldown) to change the FW default configuration.

**Table 15: SW Strap Pin Description**

Pin Name	Soft Strap Functionality	Default (by internal pad pullup/down value)
GPIO[2]	Long reach (LR) mode request: '0' – Activate the link in HDBaseT mode '1' – Activate the link in long reach mode Must be deactivated using Update Parameters (LR function is currently enabled by default)	1
GPIO[3]	WaitForHost_n soft strap: '0' – The FW will pause its boot session, allowing a host to	1

	configure the VS2010 with HIF set/get commands. '1' – The FW loads the parameters from the external memory update parameter section and resumes boot as usual.	
GPIO[22]	EDID Source Selection soft strap: '0' – The EDID from the HDMI Sink is presented to the HDMI Source '1' – The static EDID defined in Host Interface parameter 0.1.5.9 is presented to the HDMI Source This soft strap is enabled by setting Host Interface parameter 0.1.5.10 to '1'	1

#### IMPORTANT

Additional soft strap pins are reserved for future purposes and do not have any attached functionality. To make sure your design is future compatible, soft strap pins must not be tied to external pullup or pulldown resistors.

## 6.3 GPIO Functionality

VS2010 GPIO pins are used by the firmware for various indication inputs and status outputs, known as GPIO functions. These GPIO functions are pre-assigned and detailed this section.

### 6.3.1 FW LED (pin GPIO[24]/MSIO\_DO[4])

This GPIO function indicates FW operation status as follows:

- 1 (high – LED off): Indicates no FW operation.
- 0.5Hz blink (1 second on, 1 second off): Indicates that the Full firmware is loaded and running
- 2.5Hz blink (0.2 seconds on, 0.2 seconds off): Indicates that the Internal Boot firmware is running. This should only be used during first-time programming of an empty external Flash memory.
- 5Hz blink (0.1 seconds on, 0.1 seconds off): Indicates that the device is running from the Basic firmware bank. The Basic firmware does not provide full functionality, and running from the Basic bank usually indicates a failure in the system.

### 6.3.2 Link LED (pin GPIO[27]/MSIO\_DI[1])

This GPIO function reports the link status as follows:

- 0 (low – LED on): HDBaseT Link.
- 6.25Hz blink (0.08 seconds on, 0.08 seconds off): Ethernet Fallback mode.
- 2.5Hz blink (0.2 seconds on, 0.2 seconds off): Low Power mode without Ethernet (LPPF1).
- 0.5Hz - blink (1 second on, 1 second off): Low Power mode with Ethernet (LPPF2).

- 1 (high – LED off): No link

### 6.3.3 HDMI LED (pin GPIO[28]/MSIO\_DI[2])

This GPIO function reports the HDMI status as follows:

- 0 (low – LED on): HDMI/DVI video exists with HDCP encryption. **Not supported in VS2010.**
- 2.5Hz blink (0.2 seconds on, 0.2 seconds off): HDMI/DVI Content exists – without HDCP encryption
- 1 (high – LED off): No HDMI/DVI video.

### 6.3.4 CIR Type In (pin GPIO[21]/MSIO\_DOUT[1])

This GPIO function is an input from the CIR circuit indicating the type of CIR message received and send over the HDBaseT link.

- 0 (low): indicates that the CIR T-Adaptor input signal (MSIO\_DIN[3]/CIR\_in/GPIO[7] pin) carries a modulated CIR signal.
- 1 (high): indicates that the CIR T-Adaptor input signal (MSIO\_DIN[3]/CIR\_in/GPIO[7] pin) carries a baseband CIR signal.

The polarity of this GPIO function may be inverted using the parameter `system.CIR.CIRTypeInPolarity`. When the polarity is set to 0 (`system.CIR.CIRTypeInPolarity = 0`), the encoding above applies. By default, `system.CIR.CIRTypeInPolarity = 1` and the inverted encoding applies:

- 1 (High): indicates that the CIR T-Adaptor input signal (MSIO\_DIN[3]/CIR\_in/GPIO[7] pin) carries a modulated CIR signal.
- 0 (low): indicates that the CIR T-Adaptor input signal (MSIO\_DIN[3]/CIR\_in/GPIO[7] pin) carries a baseband CIR signal.

If your CIR circuit supports only one type of CIR message (modulated only or baseband only), you can leave this pin unconnected. The CIR message type attribute must be correctly defined using the `TAInfo.CIRTx` table of parameters.

For more information about CIR circuit implementation, refer to *Application Note AN2001*.

### 6.3.5 CIR Type Out (pin GPIO[17])

This GPIO function is an output from chip to the CIR circuit indicating the type of CIR message output over the MSIO\_DO3/CIR\_OUT pin.

- 0 (low): indicates that the CIR output signal carries a baseband CIR signal.
- 1 (high): indicates that the CIR output signal carries a modulated CIR signal.

The polarity of this GPIO function may be inverted using the parameter `system.CIR.CIRTypeOutPolarity`. When the default polarity is set

(system.CIR.CIRTypeInPolarity = 0), the encoding above applies. When system.CIR.CIRTypeInPolarity = 1, the inverted encoding applies:

- 1 (high): indicates that the CIR output signal carries a baseband CIR signal.
- 0 (low): indicates that the CIR output signal carries a modulated CIR signal.

If your CIR circuit applies only one CIR message type (modulated only or baseband only), you can leave this pin unconnected.

### 6.3.6 RX Detect Circuit (pin GPIO[31]/MSIO\_D[5])

This function is used as input for the external RX detect circuit. The RX-detect circuit output feeds GPIO31 on the VS2xxxRX device. The function needs to be enabled in the firmware parameter configuration. The RX device firmware samples GPIO31, and digitally forwards it over HDBaseT to the VS2xxxTX device for regeneration on the source device interface. This method of transmission eliminates degradation of the analog signal over the CATx HDBaseT link.

## 6.4 MSIO Functionality

MSIO (Multi Serial Input Output) channels enable low-speed transfer of data over an HDBaseT link. They can be used to forward low-speed information (such as proprietary control signals) between source and sink devices. Up to 6 MSIO channels may be used simultaneously. Data is transferred asynchronously through oversampling of the input data – the sample rate is set by configuration to either 0.5MHz, 1.0MHz or 1.5MHz. It is recommended to use a sampling rate of 10:1, meaning that (for example) with a sample rate of 1.5MHz the maximum native data rate should not exceed 150Kb/s.

For additional information, refer to Valens application note AN2052 – MSIO Functionality.

### 6.4.1 MSIO Compatibility with VS100 PDIF

In the event of V2000 Series – VS100 Series interoperation, the following general-purpose pins are connected over the HDBaseT link.

- VS2000 Series: MSIO[5:0] – Multi-Serial Input Output
- VS100 Series: PDIF[5:0] – Programmable Data Interface

---

#### NOTE

Not all of the pin connections are interoperable, please see the below table for details.

---

**Table 16: PDIF-MSIO Compatibility**

VS010/VS100	VS2000 Series	Interoperability
PDIF[0] (UART function)	MSIO[0]	MSIO_DIN[0]/UART_IN/GPIO[4] MSIO_DOUT[0]/UART_OUT/GPIO[10]
PDIF[1]	MSIO[1]	Interoperability not supported
PDIF[2]	MSIO[2]	Interoperability not supported
PDIF[3] (CIR function)	MSIO[3]	MSIO_DIN[3]/CIR_IN/GPIO[7] MSIO_DOUT[3]/CIR_OUT/GPIO[13]
PDIF[4]	MSIO[4]	MSIO_DIN[4]/I2S_BCLK_IN/GPIO[8] MSIO_DOUT[4]/I2S_BCLK_OUT/GPIO[14]
PDIF[5]	MSIO[5]	MSIO_DIN[5]/GPIO[9] MSIO_DOUT[5]/GPIO[15]

## 6.5 Debug Port

The UART-based Debug port is used to enable first-time flash memory programming. The port is *always* available – even if no firmware is programmed in flash memory.

The following pins serve as the UART interface to the Debug port

- DBG\_RXD
- DBG\_TXD\_ST6

The UART interface operates at the TTL level. Therefore, an external TTL-to-RS232 level shifter is required in order to connect to a PC and download firmware into the device.

## 6.6 VS2010 Parameters

VS2010 parameters are used to configure and monitor the chip's functionality during runtime and bring up. Each parameter has a default value and a set of attributes defining the method of updating the parameter. Parameter attributes are explained below.

### BU (Bring-up Parameter) Attribute

A parameter with a BU attribute attains its value once only during the boot session. There are two methods for setting BU parameters:

1. By pre-programming the external memory (FLASH) parameter section. This is done using the update parameter tool. The FW loads the parameter values from the external memory parameter section as part of the boot session.
2. By HIF (Host Interface) commands during WaitForHost\_n soft strap. This option is described in detail in *Application Note AN2004 – Host Interface*.

All BU parameters may be read using GET HIF commands at any time.

## RT (Run-time Parameter) Attribute

Parameters with RT attribute (on local or remote devices) may be accessed anytime during runtime using SET and GET HIF commands. These parameters may only be modified using HIF commands.

- RO – read only (can be accessed using HIF GET commands)
- RW – read write (can be accessed using HIF GET and SET commands)
- W – write only (can be accessed using HIF SET commands)

### 6.6.1 VS2010 Initialization Flow




Figure 11: VS2010 Initialization Flow

### 6.6.2 Parameter List

For a complete guide to configuration of firmware parameters, refer to *Application Note AN2015 – Firmware Parameter Descriptions*.

## 6.7 Host Interface (HIF)

The Host Interface provides a channel for exchanging information between a VS2010 family chip and a host system used to control, configure, and monitor the chip.

For a complete description of the HIF and its operations, refer to the following Valens Application Notes:

- *AN2004 – Host Interface*
- *AN2015 – Firmware Parameter Descriptions*

## 6.8 JTAG Interface

The JTAG interface includes the signals: TEST\_MODE\_0; TEST\_MODE; TCK; TDI; TDO; TMS; TRST.

The following signals are used to switch to the JTAG mode of operation:

**Table 17: JTAG Mode**

TEST_MODE_0	TEST_MODE_1	Chip Operation mode
0	0	Normal Mode
1	1	JTAG Mode

To enter JTAG mode follow these steps:

1. RESET the device.
2. Assert TEST\_MODE\_0 to '1' and TEST\_MODE\_1 to '1'.
3. Release device from RESET.

To return to normal operation mode follow the steps:

1. RESET the device.
2. Assert TEST\_MODE\_0 to '0' and TEST\_MODE\_1 to '0'.
3. Release device from RESET.

Note: for BSDL files please contact Valens customer support.

## 7 Electrical Specifications

This chapter contains electrical specifications for the Valens VS2010TX and VS2010RX chips.

### NOTE

The ratings appearing in this section are preliminary and based on tests performed under lab conditions.

### 7.1 Absolute Maximum Rating

Table 18: VS2010TX Absolute Maximum Rating

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
VI	Digital Inputs voltage		0		5.5	V
Tj	Junction Temperature range		-40		125	°C
TSTG	Storage Temperature range				150	°C
VDD	VDD		-0.2		1.1	V
VDDA10	AVDD10		-0.2		1.1	V
VDDA18	AVDD18		-0.2		1.98	V
VDDIO	VDD33V		-0.2		3.6	V
VDDA33	AVDD33		-0.2		3.6	V
VTERM33	AVDD33_TERM		-0.2		3.6	V

Table 19: VS2010RX Absolute Maximum Rating

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Vi	Digital Inputs voltage		0		5.5	V
Tj	Junction Temperature range		-40		125	°C
TSTG	Storage Temperature range				150	°C
VDD	VDD		-0.2		1.1	V
VDDA10	AVDD10		-0.2		1.1	V
VDDA18	AVDD18		-0.2		1.98	V
VDDIO	VDD33V		-0.2		3.6	V
VDDA33	AVDD33		-0.2		3.6	V

**NOTE**

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only - functional operation of the device under these or any other conditions above those indicated in the operational section of this datasheet is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 7.2 Power Supplies

### 7.2.1 Tx Power Supplies

**Table 20: VS2010TX Power Supply**

Symbol	Parameter	Min	Typ	Max	Unit
VDD	1.0V digital voltage	Typ-5%	1.0	Typ+5%	V
AVDD10	1.0V analog voltage	Typ-5%	1.0	Typ+5%	V
AVDD18	1.8V analog voltage	Typ-5%	1.8	Typ+5%	V
AVDD33	3.3V analog voltage	Typ-5%	3.3	Typ+5%	V
VDD33V	3.3V IO voltage	Typ-5%	3.3	Typ+5%	V
AVDD33_TERM	3.3V analog termination voltage	Typ-5%	3.3	Typ+5%	V
VSS	Ground		0		V

### 7.2.2 Rx Power Supplies

**Table 21: VS2010RX Power Supply**

Symbol	Parameter	Min	Typ	Max	Unit
VDD	1.0V digital voltage	Typ-5%	1.0	Typ+5%	V
AVDD10	1.0V analog voltage	Typ-5%	1.0	Typ+5%	V
AVDD18	1.8V analog voltage	Typ-5%	1.8	Typ+5%	V
AVDD33	3.3V analog voltage	Typ-5%	3.3	Typ+5%	V
VDD33V	3.3V IO voltage	Typ-5%	3.3	Typ+5%	V
VSS	Ground		0		V

## 7.3 Power Consumption Ratings

### 7.3.1 Tx Power Consumption

Table 22: Typical\* VS2010TX Power Consumption Ratings

Symbol	Parameter	Conditions	Typ	Unit
IVDD33	3.3V Supply Current (AVDD33, AVDD33_TERM, VDD33V)	LPPF1	15	mA
IVDD18	1.8V Supply Current (AVDD18)		17	mA
IVDD10	1.0V Supply Current (AVDD10, VDD)		167	mA
<b>PSUPP</b>	<b>Total Power Consumption</b>		<b>248</b>	<b>mW</b>
IVDD33	3.3V Supply Current (AVDD33, AVDD33_TERM, VDD33V)	LPPF1 in Auto-LPPF Mode with USB Trigger	30	mA
IVDD18	1.8V Supply Current (AVDD18)		17	mA
IVDD10	1.0V Supply Current (AVDD10, VDD)		219	mA
<b>PSUPP</b>	<b>Total Power Consumption</b>		<b>349</b>	<b>mW</b>
IVDD33	3.3V Supply Current (AVDD33, AVDD33_TERM, VDD33V)	HDBaseT HDMI 4k2k/24bpp/30Hz	140	mA
IVDD18	1.8V Supply Current (AVDD18)		270	mA
IVDD10	1.0V Supply Current (AVDD10, VDD)		1116	mA
<b>PSUPP</b>	<b>Total Power Consumption</b>		<b>2064</b>	<b>mW</b>
IVDD33	3.3V Supply Current (AVDD33, AVDD33_TERM, VDD33V)	HDBaseT HDMI 4k2k/24bpp/30Hz USB	140	mA
IVDD18	1.8V Supply Current (AVDD18)		279	mA
IVDD10	1.0V Supply Current (AVDD10, VDD)		1248	mA
<b>PSUPP</b>	<b>Total Power Consumption</b>		<b>2213</b>	<b>mW</b>

\* Maximum power consumption ratings are estimated as follows: <Typical>+20%

## 7.3.2 Rx Power Consumption

Table 23: Typical\* VS2010RX Power Consumption Ratings

Symbol	Parameter	Conditions	Typ	Unit
IVDD33	3.3V Supply Current (AVDD33, AVDD33_TERM, VDD33V)	LPPF1	10	mA
IVDD18	1.8V Supply Current (AVDD18)		30	mA
IVDD10	1.0V Supply Current (AVDD10, VDD)		223	mA
<b>PSUPP</b>	<b>Total Power Consumption</b>		<b>310</b>	<b>mW</b>
IVDD33	3.3V Supply Current (AVDD33, AVDD33_TERM, VDD33V)	LPPF1 in Auto-LPPF Mode with USB Trigger	19	mA
IVDD18	1.8V Supply Current (AVDD18)		30	mA
IVDD10	1.0V Supply Current (AVDD10, VDD)		278	mA
<b>PSUPP</b>	<b>Total Power Consumption</b>		<b>395</b>	<b>mW</b>
IVDD33	3.3V Supply Current (AVDD33, AVDD33_TERM, VDD33V)	HDBaseT HDMI 4k2k/24bpp/30Hz	68	mA
IVDD18	1.8V Supply Current (AVDD18)		398	mA
IVDD10	1.0V Supply Current (AVDD10, VDD)		2441	mA
<b>PSUPP</b>	<b>Total Power Consumption</b>		<b>3382</b>	<b>mW</b>
IVDD33	3.3V Supply Current (AVDD33, AVDD33_TERM, VDD33V)	HDBaseT HDMI 4k2k/24bpp/30Hz USB	77	mA
IVDD18	1.8V Supply Current (AVDD18)		407	mA
IVDD10	1.0V Supply Current (AVDD10, VDD)		2546	mA
<b>PSUPP</b>	<b>Total Power Consumption</b>		<b>3533</b>	<b>mW</b>

\*Maximum power consumption ratings are estimated as follows: <Typical>+20%

## 7.4 Reference Clock Requirements

### 7.4.1 CMOS Oscillator Requirements

#### NOTE

Implementation of the CMOS oscillator requires the use of an analog CMOS-to-LVDS conversion circuit. Refer to *Application Note 2001 – Hardware Design Guidelines* for further details.

The CMOS oscillator should comply with the following requirements:

- Frequency: 125 MHz
- Accuracy:  $\pm 100$  ppm ( $\pm 0.01\%$ )
- Phase Noise must be kept below the phase noise mask specified in Table 24 below.

**Table 24: CMOS Oscillator Phase Noise Mask**


Frequency	Phase Noise (dBc/Hz)
1 Hz	-30
10 Hz	-60
100 Hz	-90
1 KHz	-127
10 KHz	-148
100 KHz	-150
10 GHz	-150

## 7.4.2 LVDS Oscillator Requirements

An LVDS oscillator may be used to generate a 125 MHz reference clock input. The LVDS oscillator should comply with the following requirements:

**Table 25: LVDS Oscillator Requirements**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	Note
$F_{CLK}$	Reference clock frequency			125		MHz	
$F_{TOL}$	Input clock frequency tolerance	includes aging, temperature change and supply voltage swing	-100		+100	PPM	
$F_{DCD}$	Reference clock duty cycle		40	50	60	%	
$T_{FALL/RISE}$	Rise / Fall Time	20% - 80% differential	260		2400	pSec	
$V_i$	Single-ended Input Voltage Range		0		1.89	V	
$ V_{ID} $	Differential input voltage range		100		600	mV	Fig2
$V_{CM}$	Common-mode input range		600	1200	1800	mV	
$R_{IN}$	Input differential resistance		80		120	$\Omega$	



**Figure 12: Input Reference Clock Wave Diagram**

## 7.5 Recommended Operating Conditions

### 7.5.1 Electrical Characteristics (DC Specifications)

**Table 26: VS2010TX Electrical Specification**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Digital pads						
VIH	Input voltage high	Digital pads	2.0		5.5	V
VIL	Input voltage low		-0.3		0.8	V
CIN	Input capacitance				2	pF
RPU	Pull-up resistor		65	93	141	K $\Omega$
RPD	Pull-down resistor		60	90	163	K $\Omega$
VOH	Output voltage High		2.4			V
VOL	Output voltage Low				0.4	V
TMDS Receivers DC specification						
VTH	Differential Input Threshold (+)				+75	mV
VTL	Differential Input Threshold (-)		-75			mV
VID	Differential Input Voltage (pk-pk)	Refer to HDMI specification 1.4 for further details.	150		1560	mV
VICM1	Input common mode		-400		37.5	mV
VICM2	Input common mode		-10		10	mV
RIN(SE)	Single ended input impedance			50		$\Omega$
SPI Interface DC Specification						
VOH	Output voltage High		2.4			V
VOL	Output voltage Low				0.4	V
IOH	Output current High		13.2	25.5	42.2	mA
IOL	Output current Low		10	15.7	21.1	mA

**Table 27: VS2010RX Electrical Specification**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Digital pads						
VIH	Input voltage high	Digital pads	2.0		5.5	V
VIL	Input voltage low		-0.3		0.8	V
CIN	Input capacitance				2	pF
RPU	Pull-up resistor		65	93	141	K $\Omega$

RPD	Pull-down resistor		60	90	163	K $\Omega$
VOH	Output voltage High		2.4			V
VOL	Output voltage Low				0.4	V
TMDS Drivers DC specification						
VSWING	Single-ended output swing voltage	Compliance point TP1 as defined in Section 4.2.4 of HDMI Specification V1.4.	400		600	mV
VH	Single-ended high level output voltage	if attached Sink supports TMDSClk $\leq$ 165Mhz	Typ - 5%	AVCC	Typ + 5%	V
		if attached Sink supports TMDSClk > 165Mhz	Typ - 200mV	AVCC	Typ + 10mV	V
VL	Single-ended low level output voltage	if attached Sink supports TMDSClk $\leq$ 165Mhz	Typ - 600mV	AVCC	Typ - 400mV	V
		if attached Sink supports TMDSClk > 165Mhz	Typ - 700mV	AVCC	Typ - 400mV	V
RLOAD	50 ohm resistor loads Source Termination		45	50	55	$\Omega$
SPI Interface DC Specification						
VOH	Output voltage High		2.4			V
VOL	Output voltage Low				0.4	V
IOH	Output current High		13.2	25.5	42.2	mA
IOL	Output current Low		10	15.7	21.1	mA

## 7.5.2 Timing (AC specifications)

**Table 28: VS2010TX AC Specification**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Reference clock						
Frefclk_lvds	Reference clock frequency	LVDS levels on RCB_REFCLK_P/M pins		125		MHz
Frefclk_xtal	Reference clock frequency	XTAL		25		MHz
	Input clock frequency tolerance		-50		+50	PPM
	Reference clock duty cycle		40	50	60	%
Frefclk_usb	USB2_0 Reference clock frequency	XTAL		12		MHz
	USB2_0 reference clock frequency tolerance		-50		+50	PPM
FLASH (I2C)						
Same as the Host interface (I2C), see below						
FLASH SPI						
Supports all standard devices, maximum clock rate = 20 MHz						
Host Interface (I2C)						
		Standard Mode		Fast Mode		
		Min	Max	Min	Max	Units
fSCL	SCL clock frequency	0	100	0	400	KHz
tHD;STA	Hold time (repeated) START condition. After this period, the first clock pulse is generated	4.0		0.6		us
tLOW	LOW period of the SCL clock	4.7		1.3		us
tHIGH	HIGH period of the SCL clock	4.0		0.6		us
tSU;STA	Set-up time for a repeated START condition	4.7		0.6		us
tHD;DAT	Data hold time	0	3.45	0	0.9	us
tSU;DAT	Data set-up time	250		100(1*)		ns
tr	Rise time of both SDA and SCL signals		1000	20+0.1Cb (2*)	300	ns
tf	Fall time of both SDA and SCL signals		300	20+0.1Cb (2*)	300	ns
tSU;STO	Set-up time for STOP condition	4.0		0.6		us

tBUF	Bus free time between a STOP and START condition	4.7		1.3		us
Cb	Capacitive load for each bus line		400		400	pF
<p>(1*) A Fast-mode I2C-bus device can be used in a Standard-mode I2C -bus system, but the requirement <math>t_{SU;DAT} \geq 250</math> ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line <math>t_{r\ max} + t_{SU;DAT} = 1000 + 250 = 1250</math> ns (according to the Standard-mode I2C -bus specification) before the SCL line is released.</p> <p>(2*) Cb = total capacitance of one bus line in pF. If mixed with Hs-mode devices, faster fall-times are allowed.</p>						
TMD5 Receivers specification						
-	Maximum serial data rate				3.4	Gbps
FPCLK	TMDS Input clock frequency	On HDMIDE S_TMDS CLKP/N	25		340	MHz
Intra-pair skew tolerance		FPCLK $\leq$ 225MHz			0.4	UI
		FPCLK $>$ 225MHz			0.15UI + 112ps	mixed
Inter per skew					2UI + 1.78ns	mixed
	Input Clock Jitter Tolerance	Relative to Ideal Recovered Clock as defined in HDMI specification 1.4			0.30	UI

**Table 29: VS2010RX AC specification**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
General						
Frefclk_lvds	Reference clock frequency	LVDS levels on RCB_REFCLK_P/M pins		125		MHz
Frefclk_xtal	Reference clock frequency	XTAL		25		MHz
	Input clock frequency tolerance		-50		+50	PPM
	Reference clock duty cycle		40	50	60	%

Frefclk_usb	USB2_0 Reference clock frequency	XTAL		12		MHz
	USB2_0 reference clock frequency tolerance		-50		+50	PPM
FLASH (I2C)						
Same as the Host interface (I2C), see below						
FLASH SPI						
Support all standard devices, maximum clock rate = 20 MHz						
Host interface (I2C)						
		Standard Mode		Fast Mode		
		Min	Max	Min	Max	
fSCL	SCL clock frequency	0	100	0	400	KHz
tHD;STA	Hold time (repeated) START condition. After this period, the first clock pulse is generated	4.0		0.6		us
tLOW	LOW period of the SCL clock	4.7		1.3		us
tHIGH	HIGH period of the SCL clock	4.0		0.6		us
tSU;STA	Set-up time for a repeated START condition	4.7		0.6		us
tHD;DAT	Data hold time	0	3.45	0	0.9	us
tSU;DAT	Data set-up time	250		100(1*)		ns
tr	Rise time of both SDA and SCL signals		1000	20+0.1Cb (2*)	300	ns
tf	Fall time of both SDA and SCL signals		300	20+0.1Cb (2*)	300	ns
tSU;STO	Set-up time for STOP condition	4.0		0.6		us
tBUF	Bus free time between a STOP and START condition	4.7		1.3		us
Cb	Capacitive load for each bus line		400		400	pF
<p>(1*) A Fast-mode I2C-bus device can be used in a Standard-mode I2C -bus system, but the requirement <math>t_{SU;DAT} \geq 250</math> ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line <math>t_r \max + t_{SU;DAT} = 1000 + 250 = 1250</math> ns (according to the Standard-mode I2C -bus specification) before the SCL line is released.</p> <p>(2*) Cb = total capacitance of one bus line in pF. If mixed with Hs-mode devices, faster fall-times are allowed.</p>						
TMDS Drivers specification						
-	Maximum serial data rate				3.4	Gbps
FTMDSCLK	TMDS output clock frequency	On HDMISER_TMDSCCLKP/N outputs	25		340	MHz

PTMDSCLK	TMDSCLK period	RL=50Ω ±10%	2.94		40	ns
tCDC	TMDSCLK duty cycle	tCDC = tCPH / PTMDSCLK RL=50Ω ±10%	40	50	60	%
tCPH	TMDSCLK high time	RL=50Ω ±10%	4	5	6	UI
tCPL	TMDSCLK low time	RL=50Ω ±10%	4	5	6	UI
	TMDSCLK jitter 1	RL=50Ω ±10%			0.25	UI
tSK(P)	Intra-Pair (Pulse) skew. (between a pair lanes)	RL=50Ω ±10%			0.15	UI
tSK(PP)	Inter-Pair (Pulse) skew (between different pairs).	RL=50Ω ±10%			2	UI
tr	Differential output signal rise time	20% to 80%, RL = 50Ω±10%	75			ps
tf	Differential output signal fall time	20% to 80%, RL = 50Ω±10%	75			ps

### 7.5.3 Clock Oscillator Requirements

Table 30 provides the clocking requirement specification for *XO25MHZ\_XIN* clock input of the VS2010 chip. **NOTE THAT 25MHz CRYSTAL IS FOR FUTURE USE ONLY**

Table 30: VS2010 RX/TX Oscillator Requirements

Parameter	System Crystal Value	USB Crystal Value
Nominal Frequency	25MHz	12MHz
Frequency Tolerance @ 25oC	±50 PPM	±50 PPM
Frequency Stability, ref @ 25oC over operating temp. range	±50 PPM	±50 PPM
Load Capacitance (CL)	18.0pF	15.0pF
Drive Level	0.5 mW	0.5 mW
Aging per year	±5 PPM / year Max.	±5 PPM / year Max.
Max. ESR	30 ohm	60 ohm

### 7.5.3.1 Power on Reset Signal Timing

Option 1 : Using Internal POR ( $POR\_BYPASS = 1'b0$ . Pin  $RESET\_N$  is the system reset)




Figure 13: Internal Power on Reset Timing

Table 31: Internal Power on Reset Timing

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
25MHz XTAL – FOR FUTURE USE ONLY						
$T_{por\_rise}$	Reset pulse width on $RESET\_N$				170	mS
125MHz reference						
$T_{por\_rise}$	Reset pulse width on $RESET\_N$				135	mS

#### NOTE

For the internal POR system to be valid, the following supplies should ramp up together as a group (generated from same regulator):

\* VDD and AVDD10

\* VDD33V and AVDD33

Option 2: Using External POR ( $POR\_BYPASS = 1'b1$ . Pin  $RESET\_IN$  is the system reset)

The  $RESET\_IN$  signal must be held active at least 1ms after all chip supply voltages ( $VDD$ ,  $VDD33V$ ,  $AVDD10$ ,  $AVDD18$  and  $AVDD33$ ).




Figure 14: Reset Signal Timing

Table 32: External Power on Reset Timing

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Trst_hd	Reset pulse width on $RESET\_IN$ after all 3 supplies are stable		1		80	mS

## 7.6 ESD Ratings

Table 33: ESD Ratings

Test	Value	Unit
HBM (per JEDEC JS-001)	$\pm 2000$	V
CDM (per JEDEC JESD22-C101)	$\pm 500$	
Latch Up (per JEDEC JESD78)	$\pm 100$	mA
	Over-voltage: 1.5x supply at 85°C	

## 8 Package Mechanical Data

### 8.1 VS2010TX Package Mechanical Data




Figure 15: VS2010TX Mechanical Information (all dimensions in mm)

## 8.2 VS2010RX Package Mechanical Data




Figure 16: VS2010RX Mechanical Information (all dimensions in mm)

**NOTE**

The integrated Heat Slug in the RX device is connected to package GND (digital GND). To prevent possible shorting between the package GND and the chassis GND when using a heatsink, it is recommended to add an isolation sticker between the heatsink and the chassis cover.

### 8.3 VS2010 Marking Information

For the VS2010 TX and RX markings depicted below, the following information applies:

**Table 34: VS2010 Marking Schema**

<b>Marking Schema</b>	
a	Pin A1 corner
b	Valens logo
c	Valens part number
d	Valens Lot #
<b>Valens Lot # Schema</b>	
First Line	Fab lot # XXXXXX.ZZ
Second Line	YYWW (assembly year and week number) ABC (Valens production lot)

### 8.3.1 VS2010TX Marking Information




Figure 17: VS2010TX Marking

### 8.3.2 VS2010RX Marking Information



Figure 18: VS2010RX Marking

## 8.4 Ordering Codes

Table 35: Ordering Codes

Ordering Code	Item Description
VS2010TX-A1	Valens HDBaseT 2010 Transmitter
VS2010RX-A1	Valens HDBaseT 2010 Receiver

## 9 Thermal Parameters

### 9.1 Terminology

- $\theta_{JA}$  - Junction-to-ambient thermal resistance (EIA/JESD51-2 and EIA/JESD51-6):

$$\theta_{JA} = (T_J - T_A) / P_H$$

where  $T_J$  = junction temperature

$T_A$  = ambient temperature

$P_H$  = power dissipation

$\theta_{JA}$  represents the resistance to the heat flows from the chip to ambient air. It is an indicator of package heat dissipation capability. Lower  $\theta_{JA}$  means better overall thermal performance.

- $\Psi_{JT}$  - Junction-to-top-center thermal characterization parameter (EIA/JESD51-2 and EIA/JESD51-6):

$$\Psi_{JT} = (T_J - T_T) / P_H$$

where  $T_T$  = temperature at the top-center of the package

$\Psi_{JT}$  is used for estimating the junction temperature by measuring  $T_T$  in an actual environment.

- $\Psi_{JB}$  - Junction-to-board thermal characterization parameter (EIA/JESD51-2 and EIA/JESD51-6):

$$\Psi_{JB} = (T_J - T_B) / P_H$$

where  $T_B$  = board temperature

$\Psi_{JB}$  is a useful indicator of the thermal resistance between the junction and PCB if the package is not attached with an external heat sink.

- $\theta_{JB}$  - Junction-to-board thermal resistance (EIA/JESD51-8):

$$\theta_{JB} = (T_J - T_B) / P_H$$

where  $T_B$  = board temperature with ring cold plate fixture applied

$\theta_{JB}$  represents the resistance to the heat flows from the chip to PCB.  $\theta_{JB}$  is used in compact thermal models for system-level thermal simulation.

- $\theta_{JC}$  - Junction-to-case thermal resistance:

$$\theta_{JC} = (T_J - T_C) / P_H$$

where  $T_C$  = case temperature attached with a cold plate

$\theta_{JC}$  represents the resistance to the heat flows from the chip to package top case.  $\theta_{JC}$  is important when external heat sink is attached on package top.

## 9.2 TX Devices

**Table 36: TX Thermal Data**

Ambient Temperature	VAIR (m/s)	$\theta_{JA}$ (°C/W)	$\Psi_{JT}$ (°C/W)	$\Psi_{JB}$ (°C/W)	TJ (°C)	TT (°C)	$\theta_{JC}$ (°C/W)	$\theta_{JB}$ (°C/W)
70°C	0	16.37	0.13	8.33	119.10	118.72	3.01	8.47
	1	14.31	0.31	8.22	112.93	112.01		
	2	13.53	0.39	8.14	110.60	109.43		
85°C	0	16.01	0.13	8.33	133.03	132.63		
	1	14.16	0.30	8.22	127.48	126.57		
	2	13.41	0.39	8.14	125.22	124.07		

**Table 37: TX PCB Constructions**

Construction	Dimensions
PCB Layers	4-layer
PCB dimensions	101.5 x 114.3 x 1.6 mm
Core thickness	0.60 mm
Prepreg thickness	0.375 mm
Trace thickness	0.07 mm
Inner plane thickness	0.035 mm
Solder mask thickness	0.02 mm
Diameter of PCB vias	0.20 mm
Number of PCB via	64
Top / bottom copper coverage (%)	20
Inner copper coverage (%)	90

## 9.3 RX Devices

**Table 38: RX Thermal Data**

Ambient Temperature	V <sub>AIR</sub> (m/s)	$\theta_{JA}$ (°C/W)	$\Psi_{JT}$ (°C/W)	$\Psi_{JB}$ (°C/W)	T <sub>J</sub> (°C)	T <sub>T</sub> (°C)	$\theta_{JC}$ (°C/W)	$\theta_{JB}$ (°C/W)
70°C	0	12.96	1.75	5.10	133.45	124.67	3.00	5.18
	1	10.78	1.80	5.00	123.88	114.90		
	2	10.02	1.82	4.94	120.08	110.99		
85°C	0	12.39	1.76	5.10	146.94	138.12		
	1	10.65	1.81	5.01	138.24	129.22		
	2	9.94	1.83	4.94	134.69	125.55		

**Table 39: RX PCB Constructions**

Contstruction	Dimensions
PCB Layers	4-layer
PCB dimensions	101.5 x 114.3 x 1.6 mm
Core thickness	0.60 mm
Prepreg thickness	0.375 mm
Trace thickness	0.07 mm
Inner plane thickness	0.035 mm
Solder mask thickness	0.02 mm
Diameter of PCB vias	0.20 mm
Number of PCB via	100
Top / bottom copper coverage (%)	20
Inner copper coverage (%)	90

## 10 Quality and Environmental Policy

Valens is committed to delivering the highest quality cutting-edge products to our customers, on time, every time.

Valens' management and employees are fully engaged in a culture of continuous improvement, and constructive partnerships with suppliers, customers and stakeholders.

Valens consistently monitors and strives to minimize the environmental impact of our activities, by implementing sustainable business practices across our operations, infrastructure and products.

We are committed to meeting or exceeding our customers' highest level of expectations, complying with all applicable environmental, health and safety requirements, and acting in accordance with the relevant laws and regulations.



[ISO 9001:2008](#)



[ISO 14001:2004](#)



RoHS – Restriction of Hazardous Substances



REACH SVHC – Substances of Very High Concern



Conflict Minerals Sourcing Policy

For further information, please refer to the Valens Quality and Environmental Policy detailed on our web page: <http://valens.com/about/quality>

**END OF DOCUMENT**