



WNMD2194A
Dual N-Channel, 20V, 6.6A, Power MOSFET
[Http://www.sh-willsemi.com](http://www.sh-willsemi.com)


V _{SSS} (V)	Max R _{SS(on)} (mΩ)
20	29 @ V _{GS} =4.5V
	31 @ V _{GS} =4.0V
	35 @ V _{GS} =3.1V
	42 @ V _{GS} =2.5V
ESD Rating:2000V HBM	


CSP-4L (Top view)
Descriptions

The WNMD2194A is Dual N-Channel enhancement MOS Field Effect Transistor and connecting the Drains on the circuit board is not required because the Drains of the MOSFET1 and the MOSFET2 are internally connected. Uses advanced trench technology and design to provide excellent R_{SS(ON)} with low gate charge. This device is designed for Lithium-Ion battery protection circuit. The WNMD2194A is available in CSP-4L package. Standard Product WNMD2194A is Pb-free and Halogen-free.


Pin Configuration
Features

- Trench Technology
- Supper high density cell design
- Excellent ON resistance for higher DC current
- Extremely Low Threshold Voltage
- Common-drain type
- Small package CSP-4L



VA = Device Code

Y = Year

W = Week

Marking
Applications

- Lithium-Ion battery protection circuit

Order information

Device	Package	Shipping
WNMD2194A-4/TR	CSP-4L	3000/Reel&Tape

Absolute Maximum ratings

Parameter	Symbol	Maximum	Unit	
Source-Source Voltage	V_{SS}	20	V	
Gate-Source Voltage	V_{GS}	± 12		
Continuous Source Current	$T_A=25^\circ\text{C}$	I_S^a	4.0	A
		I_S^b	6.6	
Pulsed Source Current ^{ac}	I_{SM}	34		
Maximum Power Dissipation	$T_A=25^\circ\text{C}$	P_D^a	0.56	W
		P_D^b	1.6	
Operating Junction Temperature	T_J	-55 to 150	$^\circ\text{C}$	
Storage Temperature Range	T_{STG}	-55 to 150	$^\circ\text{C}$	

Thermal resistance ratings

Single Operation				
Parameter	Symbol	Typical	Maximum	Unit
Junction-to-Ambient Thermal Resistance	$R_{\theta JA}^a$	150	225	$^\circ\text{C/W}$
	$R_{\theta JA}^b$	64	80	

Note:


- FR-4 board (38mm X 38mm X t1.6mm, 70um Copper) minimum pad covered with copper.
- Ceramic substrate (70 mm X 70 mm X t1.0 mm, 70um Copper) fully covered with copper.
- Repetitive rating, ~10us pulse width, duty cycle ~1%, keep initial $T_J=25^\circ\text{C}$, the maximum allowed junction temperature of 150°C .
- The static characteristics are obtained using ~380us pulses, duty cycle ~1%.







Electronics Characteristics (T_A=25°C, unless otherwise noted)






Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Source to Source Voltage	V _{SSS}	V _{GS} = 0 V, I _S = 1mA	20			V
Zero Gate Voltage Drain Current	I _{SSS}	V _{SS} = 20 V, V _{GS} = 0V TEST CIRCUIT 1			1	uA
Gate Leakage Current	I _{GSS}	V _{SS} = 0 V, V _{GS} = ±12V TEST CIRCUIT 2			±10	uA
		V _{SS} = 0 V, V _{GS} = ±5V TEST CIRCUIT 2			±1	uA
ON CHARACTERISTICS						
Gate to Source Cut-off Voltage	V _{GS(th)}	V _{SS} = 10 V, I _S = 1mA TEST CIRCUIT 3	0.5	0.9	1.4	V
Source to Source On-state Resistance	R _{SS(on)}	V _{GS} = 4.5V, I _S = 3.0A TEST CIRCUIT 4	16.5	24.0	29.0	mΩ
		V _{GS} = 4.0V, I _S = 3.0A TEST CIRCUIT 4	17.0	24.5	31.0	
		V _{GS} = 3.1V, I _S = 3.0A TEST CIRCUIT 4	18.0	26.5	35.0	
		V _{GS} = 2.5V, I _S = 3.0A TEST CIRCUIT 4	20.0	29.0	42.0	
BODY DIODE CHARACTERISTICS						
Body Diode Forward Voltage	V _{F(S-S)}	V _{GS} = 0 V, I _F = 3.0A TEST CIRCUIT 7	0.5	0.75	1.2	V
SWITCHING CHARACTERISTICS						
Turn-On Delay Time	t _{d(ON)}	V _{GS} = 4.5V, V _{SS} = 10V, I _S = 6.0A, TEST CIRCUIT 5		0.4		us
Rise Time	t _r			0.9		
Turn-Off Delay Time	t _{d(OFF)}			4.4		
Fall Time	t _f			2.4		
CHARGES, CAPACITANCES AND GATE RESISTANCE						
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1kHz, V _{SS} = 10 V		644		pF
Output Capacitance	C _{OSS}			110		
Reverse Transfer Capacitance	C _{RSS}			83		
Total Gate Charge	Q _{G(TOT)}	V _{G1S1} = 4.5 V, V _{SS} = 10V, I _S = 6.0A TEST CIRCUIT 6		8.5		nC
Threshold Gate Charge	Q _{G(TH)}			0.8		
Gate-to-Source Charge	Q _{GS}			1.5		
Gate-to-Drain Charge	Q _{GD}			1.8		


Test Circuit

FET1 and the FET2 are both measured. Test circuits are example of measuring the FET1 side





Typical Characteristics ($T_A=25^\circ\text{C}$, unless otherwise noted)

Output Characteristics ^d

Transfer Characteristics ^d

On-Resistance vs. Source Current ^d

On-Resistance vs. Gate-to-Source Voltage ^d

On-Resistance vs. Junction Temperature ^d

Threshold Voltage vs. Temperature


Capacitance

Body Diode Forward Voltage^d

Single Pulse power

Safe Operating Power

Gate Charge Characteristics






Transient thermal response (Junction-to-Ambient)

PACKAGE OUTLINE DIMENSIONS
CSP-4L

TOP VIEW

BOTTOM VIEW

SIDE VIEW

Symbol	Dimensions in Millimeters		
	Min.	Typ.	Max.
A	0.18	0.20	0.22
D	1.22	1.26	1.30
E	1.22	1.26	1.30
e	0.65BSC		
d	0.28	0.30	0.32

TAPE AND REEL INFORMATION
Reel Dimensions

Tape Dimensions

Quadrant Assignments For PIN1 Orientation In Tape


RD	Reel Dimension	<input checked="" type="checkbox"/> 7inch	<input type="checkbox"/> 13inch
W	Overall width of the carrier tape	<input checked="" type="checkbox"/> 8mm	<input type="checkbox"/> 12mm <input type="checkbox"/> 16mm
P1	Pitch between successive cavity centers	<input type="checkbox"/> 2mm	<input checked="" type="checkbox"/> 4mm <input type="checkbox"/> 8mm
Pin1	Pin1 Quadrant	<input type="checkbox"/> Q1	<input type="checkbox"/> Q2 <input checked="" type="checkbox"/> Q3 <input type="checkbox"/> Q4