

WNMD2056
Dual N-Channel, 20V, 26A, Power MOSFET
<https://www.omnivision-group.com>

V_{DS} (V)	Typical $R_{DS(on)}$ (m Ω)
20	4.10 @ $V_{GS}=4.5V$
	4.35 @ $V_{GS}=3.7V$
	4.65 @ $V_{GS}=3.1V$
	5.25 @ $V_{GS}=2.5V$
ESD Rating: 2200V HBM	

Descriptions




The WNMD2056 is Dual N-Channel enhancement MOS Field Effect Transistor. Uses advanced trench technology and design to provide excellent $R_{DS(on)}$ with low gate charge. This device is suitable for use in DC-DC conversion, power switch and charging circuit. Standard Product WNMD2056 is Pb-free.

Features

- Trench Technology
- Supper high density cell design
- Excellent ON resistance
- Extremely Low Threshold Voltage
- Small package DFN3X3-8L

Applications

- DC/DC converters
- Power supply converters circuit
- Load/Power Switching for portable device


DFN3X3-8L

Pin configuration (Top view)


2056 = Device Code
 ND = Special Code
 Y = Year
 W = Week(A~z)

Marking
Order information

Device	Package	Shipping
WNMD2056-8/TR	DFN3X3-8L	3000/Tape&Reel

Absolute Maximum ratings

Parameter	Symbol	Maximum	Unit
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 12	
Continuous Drain Current ^d	I_D	$T_C=25^{\circ}\text{C}$ 26	A
		$T_C=100^{\circ}\text{C}$ 26	A
Pulsed Drain Current ^c	I_{DM}	102	A
Continuous Drain Current	I_{DSM}	$T_A=25^{\circ}\text{C}$ 21	A
		$T_A=70^{\circ}\text{C}$ 17	
Avalanche Energy $L=0.3\text{mH}$	E_{AS}	17	mJ
Power Dissipation ^b	P_D	$T_C=25^{\circ}\text{C}$ 23	W
		$T_C=100^{\circ}\text{C}$ 9	
Power Dissipation ^a	P_{DSM}	$T_A=25^{\circ}\text{C}$ 3.6	W
		$T_A=70^{\circ}\text{C}$ 2.3	
Operating Junction Temperature	T_J	-55 to 150	$^{\circ}\text{C}$
Storage Temperature Range	T_{STG}	-55 to 150	$^{\circ}\text{C}$

Thermal resistance ratings

Single Operation					
Parameter		Symbol	Typical	Maximum	Unit
Junction-to-Ambient Thermal Resistance ^a	t ≤ 10 s	R _{θJA}	27.5	34.3	°C/W
	Steady State		55.7	69.6	
Junction-to-Case Thermal Resistance	Steady State	R _{θJC}	4.3	5.4	


Note:

- The value of $R_{\theta JA}$ is measured with the device mounted on 1-inch² (6.45cm²) with 2oz.(0.071mm thick) Copper pad on a 1.5*1.5 inch², 0.06-inch thick FR4 PCB, in a still air environment with $T_A = 25^{\circ}\text{C}$. The power dissipation P_{DSM} is based on $R_{\theta JA}$ $t \leq 10\text{s}$ value and the $T_{J(MAX)} = 150^{\circ}\text{C}$. The value in any given application is determined by the user's specific board design.
- The power dissipation P_D is based on $T_{J(MAX)} = 150^{\circ}\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- Repetitive rating, ~10us pulse width, duty cycle ~1%, keep initial $T_J = 25^{\circ}\text{C}$, the maximum allowed junction temperature of 150°C .
- The maximum current rating by source bonding technology.
- The static characteristics are obtained using ~380us pulses, duty cycle ~1%.


Electronics Characteristics (Ta=25°C, unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0 V, I _D = 250uA	20			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =16V, V _{GS} = 0V			1	uA
Gate-to-source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±12V			±10	uA
ON CHARACTERISTICS						
Gate Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _D = 250uA	0.45	0.7	1	V
Drain-to-source On-resistance	R _{DS(on)}	V _{GS} = 4.5V, I _D = 10A	2.90	4.10	5.35	mΩ
		V _{GS} = 3.7V, I _D = 7A	2.95	4.35	6.30	
		V _{GS} = 3.1V, I _D = 5A	3.00	4.65	6.75	
		V _{GS} = 2.5V, I _D = 3A	3.10	5.25	7.90	
CHARGES, CAPACITANCES AND GATE RESISTANCE						
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1.0MHz, V _{DS} = 10 V		2231		pF
Output Capacitance	C _{OSS}			397		
Reverse Transfer Capacitance	C _{RSS}			365		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 4.5 V, V _{DS} = 10 V, I _D =5 A		30		nC
Threshold Gate Charge	Q _{G(TH)}			1.67		
Gate-to-Source Charge	Q _{GS}			3.33		
Gate-to-Drain Charge	Q _{GD}			7.30		
SWITCHING CHARACTERISTICS						
Turn-On Delay Time	td(ON)	V _{GS} = 5 V, V _{DS} = 10 V, R _L =1 Ω , R _G =3Ω		16.8		ns
Rise Time	tr			45.2		
Turn-Off Delay Time	td(OFF)			81.6		
Fall Time	tf			70.0		
BODY DIODE CHARACTERISTICS						
Forward Voltage	V _{SD}	V _{GS} = 0 V, I _S = 3A		0.8	1.2	V


Typical Characteristics (Ta=25°C, unless otherwise noted)




Output Characteristics ^e




Transfer Characteristics ^e




On-Resistance vs. Drain Current ^e




On-Resistance vs. Gate-to-Source Voltage ^e




On-Resistance vs. Junction Temperature ^e




Threshold Voltage vs. Temperature




Capacitance




Body Diode Forward Voltage^e




Single Pulse power




Safe Operating Power



Gate Charge Characteristics




Transient Thermal Response (Junction-to-Case)




Transient Thermal Response (Junction-to-Ambient)

PACKAGE OUTLINE DIMENSIONS


DFN3x3-8L



TOP VIEW



BOTTOM VIEW




SIDE VIEW


Symbol	Dimensions in Millimeters		
	Min.	Typ.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A2	0.20 Ref.		
D	2.90	3.00	3.10
E	2.90	3.00	3.10
D1	2.20	2.30	2.40
E1	1.40	1.50	1.60
b	0.25	0.30	0.35
e	0.65 BSC.		
L	0.35	0.40	0.45

TAPE AND REEL INFORMATION


Reel Dimensions



Tape Dimensions



Quadrant Assignments For PIN1 Orientation In Tape



User Direction of Feed

RD	Reel Dimension	☐ 7inch	☒ 13inch
W	Overall width of the carrier tape	☐ 8mm	☒ 12mm ☐ 16mm
P1	Pitch between successive cavity centers	☐ 2mm	☐ 4mm ☒ 8mm
Pin1	Pin1 Quadrant	☒ Q1	☐ Q2 ☐ Q3 ☐ Q4