




WNMD2054
Dual N-Channel, 20V, 14 A, Power MOSFET
[Http://www.sh-willsemi.com](http://www.sh-willsemi.com)

V _{DS} (V)	Typical R _{DS(on)} (mΩ)
20	10.7 @ V _{GS} =4.5V
	11.4 @ V _{GS} =3.8V
	12.3 @ V _{GS} =3.1V
	14.3 @ V _{GS} =2.5V
ESD Rating: 2000V HBM	


DFN2X3-6L

Pin configuration (Top view)


2054 = Device Code
 ND = Special Code
 Y = Year
 W = Week(A~z)

Marking
Descriptions

The WNMD2054 is Dual N-Channel enhancement MOS Field Effect Transistor. Uses advanced trench technology and design to provide excellent R_{DS(ON)} with low gate charge. This device is suitable for use in DC-DC conversion, power switch and charging circuit. Standard Product WNMD2054 is Pb-free.

Features

- Trench Technology
- Supper high density cell design
- Excellent ON resistance
- Extremely Low Threshold Voltage
- Small package DFN2X3-6L

Applications

- DC/DC converters
- Power supply converters circuit
- Load/Power Switching for portable device

Order information

Device	Package	Shipping
WNMD2054-6/TR	DFN2X3-6L	3000/Tape&Reel

Absolute Maximum ratings

Parameter	Symbol	Maximum	Unit	
Drain-Source Voltage	V_{DS}	20	V	
Gate-Source Voltage	V_{GS}	± 12		
Continuous Drain Current ^d	I_D	$T_C=25^{\circ}C$	14	A
		$T_C=100^{\circ}C$	14	A
Pulsed Drain Current ^c	I_{DM}	56	A	
Continuous Drain Current	I_{DSM}	$T_A=25^{\circ}C$	13	A
		$T_A=70^{\circ}C$	10	
Avalanche Energy $L=0.3mH$	E_{AS}	25	mJ	
Power Dissipation ^b	P_D	$T_C=25^{\circ}C$	13	W
		$T_C=100^{\circ}C$	5	
Power Dissipation ^a	P_{DSM}	$T_A=25^{\circ}C$	3.5	W
		$T_A=70^{\circ}C$	2.2	
Operating Junction Temperature	T_J	-55 to 150	$^{\circ}C$	
Storage Temperature Range	T_{STG}	-55 to 150	$^{\circ}C$	

Thermal resistance ratings







Single Operation					
Parameter		Symbol	Typical	Maximum	Unit
Junction-to-Ambient Thermal Resistance ^a	$t \leq 10$ s	$R_{\theta JA}$	29	36	$^{\circ}C/W$
	Steady State		55	68	
Junction-to-Case Thermal Resistance	Steady State	$R_{\theta JC}$	7.5	9.4	






Note:


- a The value of $R_{\theta JA}$ is measured with the device mounted on 1-inch² (6.45cm²) with 2oz.(0.071mm thick) Copper pad on a 1.5*1.5 inch², 0.06-inch thick FR4 PCB, in a still air environment with $T_A = 25^{\circ}C$. The power dissipation P_{DSM} is based on $R_{\theta JA}$ $t \leq 10s$ value and the $T_{J(MAX)}=150^{\circ}C$. The value in any given application is determined by the user's specific board design.
- b The power dissipation P_D is based on $T_{J(MAX)}=150^{\circ}C$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- c Repetitive rating, ~10us pulse width, duty cycle ~1%, keep initial $T_J = 25^{\circ}C$, the maximum allowed junction temperature of 150 $^{\circ}C$.
- d The maximum current rating by source bonding technology.
- e The static characteristics are obtained using ~380us pulses, duty cycle ~1%.

Electronics Characteristics (Ta=25°C, unless otherwise noted)


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	BV_{DSS}	$V_{GS} = 0\text{ V}, I_D = 250\mu\text{A}$	20			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 16\text{ V}, V_{GS} = 0\text{ V}$			1	μA
Gate-to-source Leakage Current	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = \pm 12\text{ V}$			± 10	μA
ON CHARACTERISTICS						
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	0.45	0.7	1.0	V
Drain-to-source On-resistance	$R_{DS(on)}$	$V_{GS} = 4.5\text{ V}, I_D = 8\text{ A}$	8.0	10.7	13.4	m Ω
		$V_{GS} = 3.8\text{ V}, I_D = 6\text{ A}$	8.5	11.4	14.2	
		$V_{GS} = 3.1\text{ V}, I_D = 3\text{ A}$	8.7	12.3	16.7	
		$V_{GS} = 2.5\text{ V}, I_D = 3\text{ A}$	9.3	14.3	20.7	
CHARGES, CAPACITANCES AND GATE RESISTANCE						
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}, V_{DS} = 10\text{ V}$		470		pF
Output Capacitance	C_{OSS}			120		
Reverse Transfer Capacitance	C_{RSS}			17		
Total Gate Charge	$Q_{G(TOT)}$	$V_{GS} = 4.5\text{ V}, V_{DS} = 10\text{ V}, I_D = 8\text{ A}$		0.7		nC
Threshold Gate Charge	$Q_{G(TH)}$			10.3		
Gate-to-Source Charge	Q_{GS}			1.7		
Gate-to-Drain Charge	Q_{GD}			3.0		
SWITCHING CHARACTERISTICS						
Turn-On Delay Time	$t_d(ON)$	$V_{GS} = 4.5\text{ V}, V_{DS} = 10\text{ V}, I_D = 8\text{ A}$		0.43		us
Rise Time	t_r			1.53		
Turn-Off Delay Time	$t_d(OFF)$			5.36		
Fall Time	t_f			3.52		
BODY DIODE CHARACTERISTICS						
Forward Voltage	V_{SD}	$V_{GS} = 0\text{ V}, I_S = 1\text{ A}$		0.75	1.2	V

Typical Characteristics (Ta=25°C, unless otherwise noted)

Output Characteristics ^e

Transfer Characteristics ^e

On-Resistance vs. Drain Current ^e

On-Resistance vs. Gate-to-Source Voltage ^e

On-Resistance vs. Junction Temperature ^e

Threshold Voltage vs. Temperature





Capacitance

Body Diode Forward Voltage^e

Single Pulse power

Safe Operating Power

Gate Charge Characteristics






Transient Thermal Response (Junction-to-Case)



Transient Thermal Response (Junction-to-Ambient)

PACKAGE OUTLINE DIMENSIONS
DFN2x3-6L

TOP VIEW

BOTTOM VIEW

SIDE VIEW

Symbol	Dimensions in Millimeters		
	Min.	Typ.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.20Ref.		
D	1.95	2.00	2.05
E	2.95	3.00	3.05
D1	1.45	1.50	1.55
E1	1.65	1.70	1.75
K	0.20	-	-
b	0.20	0.25	0.30
e	0.50BSC		
L	0.30	0.35	0.40

TAPE AND REEL INFORMATION
Reel Dimensions

Tape Dimensions

Quadrant Assignments For PIN1 Orientation In Tape


RD	Reel Dimension	<input checked="" type="checkbox"/> 7inch <input type="checkbox"/> 13inch
W	Overall width of the carrier tape	<input checked="" type="checkbox"/> 8mm <input type="checkbox"/> 12mm <input type="checkbox"/> 16mm
P1	Pitch between successive cavity centers	<input type="checkbox"/> 2mm <input checked="" type="checkbox"/> 4mm <input type="checkbox"/> 8mm
Pin1	Pin1 Quadrant	<input checked="" type="checkbox"/> Q1 <input type="checkbox"/> Q2 <input type="checkbox"/> Q3 <input type="checkbox"/> Q4