



**WNMD2190**
**Dual N-Channel, 12V, 9.2A, Power MOSFET**
<http://www.omnivision-group.com/>


V <sub>SSS</sub> (V)	Max R <sub>SS(on)</sub> (mΩ)
12	5.1 @ V <sub>GS</sub> =4.5V
	5.5 @ V <sub>GS</sub> =3.8V
	6.8 @ V <sub>GS</sub> =3.1V
	10.0 @ V <sub>GS</sub> =2.5V
ESD Rating:2000V HBM	


**CSP-6L (Top view)**
**Descriptions**

The WNMD2190 is Dual N-Channel enhancement MOS Field Effect Transistor and connecting the Drains on the circuit board is not required because the Drains of the MOSFET1 and the MOSFET2 are internally connected. Uses advanced trench technology and design to provide excellent R<sub>SS(ON)</sub> with low gate charge. This device is designed for Lithium-Ion battery protection circuit. The WNMD2190 is available in CSP-6L package. Standard Product WNMD2190 is Pb-free and Halogen-free.


**Pin Configuration**
**Features**

- Trench Technology
- Supper high density cell design
- Excellent ON resistance for higher DC current
- Extremely Low Threshold Voltage
- Common-drain type
- Small package CSP-6L



2190 = Device Code  
 Y = Year  
 W = Week  
 ND = Special Code  
 XXYY = Coordinate

**Marking**
**Applications**

- Lithium-Ion battery protection circuit

**Order information**

Device	Package	Shipping
WNMD2190-6/TR	CSP-6L	3000/Reel&Tape

**Absolute Maximum ratings**

Parameter	Symbol	Maximum	Unit	
Source-Source Voltage	$V_{SS}$	12	V	
Gate-Source Voltage	$V_{GS}$	$\pm 8$		
Continuous Source Current	$T_A=25^\circ\text{C}$	$I_S^a$	9.2	A
		$I_S^b$	19.8	
Pulsed Source Current <sup>c</sup>	$I_{SM}$	87		
Maximum Power Dissipation	$T_A=25^\circ\text{C}$	$P_D^a$	0.49	W
		$P_D^b$	2.26	
Operating Junction Temperature	$T_J$	-55 to 150	$^\circ\text{C}$	
Storage Temperature Range	$T_{STG}$	-55 to 150	$^\circ\text{C}$	

**Thermal resistance ratings**

Single Operation				
Parameter	Symbol	Typical	Maximum	Unit
Junction-to-Ambient Thermal Resistance	$R_{\theta JA}^a$	171	257	$^\circ\text{C/W}$
	$R_{\theta JA}^b$	48	55	

**Note:**


- FR-4 board (38mm X 38mm X t1.6mm, 70um Copper) minimum pad covered with copper.
- Ceramic substrate (70 mm X 70 mm X t1.0 mm, 70um Copper) fully covered with copper.
- Repetitive rating, ~10us pulse width, duty cycle ~1%, keep initial  $T_J=25^\circ\text{C}$ , the maximum allowed junction temperature of  $150^\circ\text{C}$ .
- The static characteristics are obtained using ~380us pulses, duty cycle ~1%.







**Electronics Characteristics (T<sub>A</sub>=25°C, unless otherwise noted)**






Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Source to Source Voltage	V <sub>SSS</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 1mA	12			V
Zero Gate Voltage Drain Current	I <sub>SSS</sub>	V <sub>SS</sub> = 10 V, V <sub>GS</sub> = 0V TEST CIRCUIT 1			1	uA
Gate Leakage Current	I <sub>GSS</sub>	V <sub>SS</sub> = 0 V, V <sub>GS</sub> = ±8V TEST CIRCUIT 2			±10	uA
		V <sub>SS</sub> = 0 V, V <sub>GS</sub> = ±5V TEST CIRCUIT 2			±1	uA
<b>ON CHARACTERISTICS</b>						
Gate to Source Cut-off Voltage	V <sub>GS(th)</sub>	V <sub>SS</sub> = 10 V, I <sub>S</sub> = 1mA TEST CIRCUIT 3	0.5	0.9	1.4	V
Source to Source On-state Resistance	R <sub>SS(on)</sub>	V <sub>GS</sub> = 4.5V, I <sub>S</sub> = 4.0A TEST CIRCUIT 4	3.0	4.0	5.1	mΩ
		V <sub>GS</sub> = 3.8V, I <sub>S</sub> = 4.0A TEST CIRCUIT 4	3.2	4.3	5.5	
		V <sub>GS</sub> = 3.1V, I <sub>S</sub> = 4.0A TEST CIRCUIT 4	3.5	4.8	6.8	
		V <sub>GS</sub> = 2.5V, I <sub>S</sub> = 4.0A TEST CIRCUIT 4	3.8	6.2	10.0	
<b>BODY DIODE CHARACTERISTICS</b>						
Body Diode Forward Voltage	V <sub>F(S-S)</sub>	V <sub>GS</sub> = 0 V, I <sub>F</sub> = 4.0A TEST CIRCUIT 7	0.5	0.7	1.2	V
<b>SWITCHING CHARACTERISTICS</b>						
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>GS</sub> = 4.0V, V <sub>SS</sub> = 10V, I <sub>S</sub> = 4.0A, TEST CIRCUIT 5		0.91		us
Rise Time	t <sub>r</sub>			3.1		
Turn-Off Delay Time	t <sub>d(OFF)</sub>			4.4		
Fall Time	t <sub>f</sub>			5.7		
<b>CHARGES, CAPACITANCES AND GATE RESISTANCE</b>						
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1kHz, V <sub>SS</sub> = 10 V		2038		pF
Output Capacitance	C <sub>OSS</sub>			428		
Reverse Transfer Capacitance	C <sub>RSS</sub>			358		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>G1S1</sub> = 4.0 V, V <sub>SS</sub> = 10V, I <sub>S</sub> = 4.0A TEST CIRCUIT 6		33		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>			2.6		
Gate-to-Source Charge	Q <sub>GS</sub>			5		
Gate-to-Drain Charge	Q <sub>GD</sub>			13		


**Test Circuit**

FET1 and the FET2 are both measured. Test circuits are example of measuring the FET1 side





**Typical Characteristics ( $T_A=25^\circ\text{C}$ , unless otherwise noted)**

**Output Characteristics <sup>d</sup>**

**Transfer Characteristics <sup>d</sup>**

**On-Resistance vs. Source Current <sup>d</sup>**

**On-Resistance vs. Gate-to-Source Voltage <sup>d</sup>**

**On-Resistance vs. Junction Temperature <sup>d</sup>**

**Threshold Voltage vs. Temperature**


**Capacitance**

**Body Diode Forward Voltage<sup>d</sup>**

**Single Pulse power**

**Safe Operating Power**

**Gate Charge Characteristics**




**Transient thermal response (Junction-to-Ambient)**

**PACKAGE OUTLINE DIMENSIONS**
**CSP-6L**

**TOP VIEW**

**BOTTOM VIEW**




**SIDE VIEW**

Symbol	Dimensions in Millimeters		
	Min.	Typ.	Max.
A	0.09	0.11	0.14
D	2.10	2.14	2.18
E	1.63	1.67	1.71
e1	0.650 Typ.		
e2	0.650 Typ.		
d	0.27	0.30	0.33

**Recommend PCB Layout (Unit: mm)**

**Notes:**

This recommended land pattern is for reference purposes only. Please consult your manufacturing group to ensure your PCB design guidelines are met.



**TAPE AND REEL INFORMATION**
**Reel Dimensions**

**Tape Dimensions**

**Quadrant Assignments For PIN1 Orientation In Tape**


RD	Reel Dimension	<input checked="" type="checkbox"/> 7inch <input type="checkbox"/> 13inch
W	Overall width of the carrier tape	<input checked="" type="checkbox"/> 8mm <input type="checkbox"/> 12mm
P1	Pitch between successive cavity centers	<input type="checkbox"/> 2mm <input checked="" type="checkbox"/> 4mm <input type="checkbox"/> 8mm
Pin1	Pin1 Quadrant	<input type="checkbox"/> Q1 <input type="checkbox"/> Q2 <input type="checkbox"/> Q3 <input checked="" type="checkbox"/> Q4