

1 Features

Very low power consumption:


1-mW typical at V_{DD} = 5 V
 Capable of operation in astable mode
 CMOS output capable of swinging rail to rail
 High output current capability

Sink: 100-mA typicalSource: 10-mA typical

2 Applications

Precision timing
Pulse generation
Sequential timing
Time delay generation
Pulse width modulation
Pulse position modulation
Linear ramp generator

Simplified Schematic



3 Description

This is a monolithic timing circuit fabricated. The timer is fully


compatible with CMOS, and MOS logic and operates at frequencies up to 2 MHz. Because of its high input impedance, this device supports smaller timing capacitors than those supported by other. As a result, more accurate time delays and oscillations are possible. Power consumption is low across the full range of power-supply voltage. It has a trigg er level equal

to approximately one-third of the supply voltage and a threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger level, the flip-flop is set and the output goes high. If TRIG is above the trigger level and the threshold input (THRES) is above the threshold level, theflip-flop is reset and the output is low. The reset input (RESET) can override all other inputs and can be used to initiate a new timing cycle. If RESET is low, the flipflop is reset and the output is low. Whenever the output is low, a low-impedance path is provided between the discharge terminal (DISCH) and GND. All unused inputs must be tied to an appropriate logic level to prevent false triggering.



4 Pin Configuration and Functions

pin diagram



Pin function diagram

P	PIN			
NAME SOIC, PDIP, SOP, CDIP		I/O	DESCRIPTION	
CONT	5	1	Controls comparator thresholds. Outputs 3 V _{DD} and allows bypass capacitor connection.	
DISCH	7	0	Open collector output to discharge timing capacitor.	
GND	1	_	Ground.	
NC	_	_	No internal connection.	
OUT	3	0	High current timer output signal.	
RESET	4	1	Active low reset input forces output and discharge low.	
THRES	6	1	End of timing input. THRES > CONT sets output low and discharge low.	
TRIG	2	1	Start of timing input. TRIG < 1/2 CONT sets output high and discharge open.	
V_{DD}	8	_	Power-supply voltage.	

www.xinluda.com 第2页 Rev18.22.11



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾Continuous total power dissipation and lead temperature parameters from Absolute Maximum Ratings

			MIN	MAX	UNIT
	Supply, V _{DD} ⁽²⁾	-0.3	18		
Voltage	Input, any input		-0.3	V_{DD}	V
	Discharge	-0.3	18		
Command	Sink, discharge or output		150	A	
Current	Source, output, I _O		15	mA	
Temperature	Operating, T _A	XD/XL555	-40	85	°C
	Case, for 60 seconds	FK package	-65	150	
	Storage, T _{stg}		-65	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Recommended Operating Conditions

		MIN	MAX	UNIT
Supply voltage, V _{DD}	XD/XL555	3	15	٧
Operating free-air temperature, T _A	XD/XL555	-40	85	°C

⁽²⁾ All voltage values are with respect to network GND.



5.4 Electrical Characteristics: V_{DD} = 3 V for XD/XL555 over operating free-air temperature range

	PARAMETER	TEST CON	IDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT	
.,	-	25°C	XD/XL555	1.6		2.4		
V _{IT}	Threshold voltage	Full range	XD/XL555	1.5		2.5	V	
	Threshold current	25°C	XD/XL555		10		- 1	
IΤ	Threshold current	Max	XD/XL555		150		pA	
,	Telescondition	25°C	XD/XL555	0.71	1	1.29		
V _{I(TRIG)}	Trigger voltage	Full range	XD/XL555	0.61		1.39	V	
	Trianna	25°C	XD/XL555		10		- 1	
I(TRIG)	Trigger current	Max	XD/XL555		150		pА	
V _{I(RESET)}	Reset voltage	25°C	XD/XL555	0.4	1.1	1.5	V	
	Reset voltage	Full range	XD/XL555	0.3		1.8	V	
	Control voltage (open-circuit) as a percentage of supply voltage	Max	XD/XL555		66.7%			
	Discharge switch on-stage voltage	I _{OL} = 1 mA, 25°C	XD/XL555		0.03	0.2		
		I _{OL} = 1 mA, Full range	XD/XL555			0.375	V	
	Discharge switch off-stage	25°C	XD/XL555		0.1		- 1	
	current	Max	XD/XL555		120		nA	
.,	High land autout value	I _{OH} = –300 μA, 25°C	XD/XL555	2.5	2.85		V	
V _{OH}	High-level output voltage	I _{OH} = –300 μA, Full range	XD/XL555	2.5			V	
,	Low lovel output := 4	I _{OL} = 1 mA, 25°C	XD/XL555		0.07	0.3		
V _{OL}	Low-level output voltage	I _{OL} = 1 mA, Full range	XD/XL555			0.4	V	
	Council (2)	25°C	XD/XL555			250		
DD	Supply current ⁽²⁾	Full range	XD/XL555			500	μA	
C _{PD}	Power dissipation capacitance ⁽³⁾⁽⁴⁾	25°C	XD/XL555		90		pF	
		1	1	1				

⁽¹⁾ Full range is -40°C to 85°C for the XD/XL555. For conditions shown as Max, use the appropriate value specified in the Recommended Operating Conditions table.

 ⁽²⁾ These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.
 (3) C_{PD} is used to determine the dynamic power consumption.
 (4) P_D = V_{DD}² f₀ (C_{PD} + C_L) where f₀ = output frequency, C_L = output load capacitance, V_{DD} = supply voltage



5.5 Electrical Characteristics: $V_{DD} = 5 V$

	PARAMETER	TEST CO	NDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT	
V	Threshold valtage	25°C	XD/XL555	2.8	3.3	3.8	V	
V _{IT}	Threshold voltage	Full range	XD/XL555	2.7		3.9	V	
		25°C	XD/XL555		10			
I _{IT}	Threshold current	Max	XD/XL555		150		pА	
		25°C	XD/XL555	1.36	1.66	1.96		
V _{I(TRIG)}	Trigger voltage	Full range	XD/XL555	1.26		2.06	V	
		25°C	XD/XL555		10			
I _{I(TRIG)}	Trigger current	Max	XD/XL555		150		pА	
Cı	Trigger, threshold capacitance (each pin)	25°C	XD/XL555		2.1		pF	
	Reset voltage	25°C	XD/XL555	0.4	1.1	1.5	V	
V _{I(RESET)}		Full range	XD/XL555	0.3		1.8	V	
	Reset current	25°C	XD/XL555		10			
I _{I(RESET)}		Max	XD/XL555		150		pA	
	Control voltage (open circuit) as a percentage of supply voltage	Max	XD/XL555		66.7%			
	Discharge switch on-stage	I _{OL} = 10 mA, 25°C	XD/XL555		0.14	0.5		
	voltage	I _{OL} = 10 mA, Full range	XD/XL555			0.6	V	
		25°C	XD/XL555		0.1			
	Discharge switch off-stage current	Max	XD/XL555		120		nA	
		I _{OH} = -1 mA, 25°C	XD/XL555	4.1	4.8		.,	
V _{OH}	High-level output voltage	I _{OH} = –1 mA, Full range	XD/XL555	4.1			V	
		I _{OL} = 8 mA, 25°C	XD/XL555		0.21	0.4		
V _{OL}	Low-level output voltage	I _{OL} = 8 mA, Full range	XD/XL555			0.5	V	

⁽¹⁾ Full range is -40°C to 85°C for the XD/XL555, For conditions shown as Max use the appropriate value specified in the Recommended Operating Conditions table.



Electrical Characteristics: $V_{DD} = 5 V$ (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
		I _{OL} = 5 mA, 25°C	XD/XL555		0.13	0.3	
V _{OL} I	Lauren autoria vallana	I _{OL} = 5 mA, Full range	XD/XL555			0.4	V
	Low-level output voltage	I _{OL} = 3.2 mA, 25°C	XD/XL555		0.08	0.3	V
		I _{OL} = 3.2 mA, Full range	XD/XL555			0.35	
		25°C	XD/XL555		170	350	
I _{DD} Supply	Supply current ⁽²⁾	Full range	XD/XL555			600	μΑ
C _{PD}	Power dissipation capacitance ⁽³⁾⁽⁴⁾	25°C	XD/XL555		115		pF

 ⁽²⁾ These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.
 (3) C_{PD} is used to determine the dynamic power consumption.
 (4) P_D = V_{DD}² f₀ (C_{PD} + C_L) where f₀ = output frequency, C_L = output load capacitance, V_{DD} = supply voltage

5.6 Electrical Characteristics: $V_{DD} = 15 \text{ V}$

PARAMETER		TEST CON	IDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
V	Threshold voltage	25°C	XD/XL555	9.45	10	10.55	v
V _{IT}	Threshold voltage	Full range	XD/XL555	9.35		10.65	V
		25°C	XD/XL555		10		
l _{IT}	Threshold current	Max	XD/XL555		150		pA
.,	V _{I(TRIG)} Trigger voltage	25°C	XD/XL555	4.65	5	5.35	V
V _{I(TRIG)} 1 rigge		Full range	XD/XL555	4.55		5.45	v
		25°C	XD/XL555		10		
I _{I(TRIG)}	Trigger current	Max	XD/XL555		150		pΑ
Cı	Trigger, threshold capacitance (each pin)	25°C	XD/XL555		1.8		pF
W	Reset voltage	25°C	XD/XL555	0.4	1.1	1.5	V
V _{I(RESET)}	Reset voltage	Full range	XD/XL555	0.3		1.8	v
		25°C	XD/XL555		10		
I _{I(RESET)}	Reset current	Max	XD/XL555		150		pΑ

⁽¹⁾ Full range is -40°C to 85°C for XD/XL555, For conditions shown as *Max*, use the appropriate value specified in the Recommended Operating Conditions table.



Electrical Characteristics: V_{DD} = 15 V (continued)

	PARAMETER	TEST COI	NDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
	Control voltage (open circuit) as a percentage of supply voltage	Max	XD/XL555		66.7%		
	Discharge switch on-stage	I _{OL} = 100 mA, 25°C	XD/XL555		0.77	1.7	V
	voltage	I _{OL} = 100 mA, Full range	XD/XL555			1.8	V
		25°C	XD/XL555		0.1		
	Discharge switch off-stage current	Max	XD/XL555		120		nA
		I _{OH} = -10 mA, 25°C	XD/XL555	12.5	14.2		
		I _{OH} = –10 mA, Full range	XD/XL555	12.5			
V _{OH} High-lev	High lovel output voltage	I _{OH} = –5 mA, 25°C	XD/XL555	13.5	14.6		V
	High-level output voltage	I _{OH} = –5 mA, Full range	XD/XL555	13.5			V
		I _{OH} = -1 mA, 25°C	XD/XL555	14.2	14.9		
		I _{OH} = –1 mA, Full range	XD/XL555	14.2			
		I _{OL} = 100 mA, 25°C	XD/XL555		1.28	3.2	
		I _{OL} = 100 mA, Full range	XD/XL555			3.7	
		I _{OL} = 50 mA, 25°C	XD/XL555		0.63	1	
V _{OL}	Low-level output voltage	I _{OL} = 50 mA, Full range	XD/XL555			1.4	V
		I _{OL} = 10 mA, 25°C	XD/XL555		0.12	0.3	
		I _{OL} = 10 mA, Full range	XD/XL555			0.4	
		25°C	XD/XL555		360	600	
OD	Supply current ⁽²⁾	Full range	XD/XL555			900	μА
PD	Power dissipation capacitance (3)(4)	25°C	XD/XL555		140		pF
	0 × 5 × 6 € 1 × 5 × 6 ± 1 × 1 × 1 × 1 × 1 × 1 × 1 × 1 × 1 × 1	I.					

 ⁽²⁾ These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.
 (3) C_{PD} is used to determine the dynamic power consumption.
 (4) P_D = V_{DD}² f₀ (C_{PD} + C_L) where f₀ = output frequency, C_L = output load capacitance, V_{DD} = supply voltage



5.7 Operating Characteristics

 V_{DD} = 5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Initial error of timing interval ⁽¹⁾	$V_{DD} = 5 \text{ V to } 15 \text{ V}, C_T = 0.1 \text{ F}$ $R_A = R_B = 1 \text{ k}$ to 100 k (2)		1%	3%	
	Supply voltage sensitivity of timing interval	$V_{DD} = 5 \text{ V to } 15 \text{ V}, C_T = 0.1 \text{ F}$ $R_A = R_B = 1 \text{ k} \text{ to } 100 \text{ k}$ (2)		0.1	0.5	%/V
t _r	Output pulse rise time	$R_L = 10 \text{ M}$, $C_L = 10 \text{ pF}$		20	75	ns
t _f	Output pulse fall time	$R_L = 10 \text{ M}$, $C_L = 10 \text{ pF}$		15	60	ns
f _{max}	Maximum frequency in a-stable mode	$R_A = 470$, $C_T = 200 \text{ pF } R_B = 200$ (2)	1.2	2.1		MHz

⁽¹⁾ Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run.

⁽²⁾ R_A , R_B , and C_T are as defined in Figure 12.




6 Detailed Description

6.1 Overview

The XD/XL555 is a precision timing device used for general-purpose timing applications up to 2.1 MHz. All inputs are level sensitive not edge triggered inputs.

6.2 Functional Block Diagram



RESET can override TRIG, which can override THRES (when CONT pin is 2/3 VDD).

The resistance of "R" resistors vary with V_{DD} and temperature. The resistors match each other very well across V_{DD} and temperature for a temperature stable control voltage ratio.

6.3 Feature Description

6.3.1 Monostable Operation

For monostable operation, any of these timers can be connected as shown in Figure 9. If the output is low, application of a negative-going pulse to the trigger (TRIG) sets the internal latch; the output goes high, and discharge pin (DISCH) becomes open drain. Capacitor C then is charged through R_A until the voltage across the capacitor reaches the threshold voltage of the threshold (THRES) input. If TRIG has returned to a high level, the output of the threshold comparator resets the internal latch, the output goes low, the discharge pin goes low which quickly discharges capacitor C.







Figure 9. Circuit for Monostable Operation

Monostable operation is initiated when TRIG voltage falls below the trigger threshold. Once initiated, the sequence ends only if TRIG is high for at least 1 μ s before the end of the timing interval. When the trigger is grounded, the comparator storage time can be as long as 1 μ s, which limits the minimum monostable pulse width to 1 μ s. The output pulse duration is approximately $t_w = 1.1 \times R_A C$. Figure 11 is a plot of the time constant for various values of R_A and C. The threshold levels and charge rates both are directly proportional to the supply voltage, V_{DD} . The timing interval is, therefore, independent of the supply voltage, so long as the supply voltage is constant during the time interval.

Applying a negative-going trigger pulse simultaneously to RESET and TRIG during the timing interval discharges capacitor C and reinitiates the cycle, commencing on the positive edge of the reset pulse. The output is held low as long as the reset pulse is low. To prevent false triggering, when RESET is not used it must be connected to V_{DD} .





6.3.2 Astable Operation

As shown in Figure 12, adding a second resistor, R_B , to the circuit of Figure 9 and connecting the trigger input to the threshold input causes the timer to self-trigger and run as a multi-vibrator. The capacitor C charges through R_A and R_B and then discharges through R_B only. Therefore, the duty cycle is controlled by the values of R_A and R_B .

This astable connection results in capacitor C charging and discharging between the threshold-voltage level ($\approx 0.67 \times V_{CC}$) and the trigger-voltage level ($\approx 0.33 \times V_{CC}$). As in the monostable circuit, charge and discharge times (and, therefore, the frequency and duty cycle) are independent of the supply voltage.




Figure 13 shows typical waveforms generated during a stable operation. The output high-level duration t_H and low-level duration t_I for frequencies below 100 kHz can be calculated as follows:

$$t_{H} = 0.693 (R_{A} + R_{B})C$$
 (1)

$$t_{L} = 0.693(R_{B})C \tag{2}$$

Other useful relationships are shown below:

period
$$t_H$$
 t_L 0.693 R_A $2R_B$ C

frequency
$$\approx \frac{1.44}{(R_A + 2R_B)C}$$
 (4)

Output driver duty cycle
$$\frac{t_L}{t_H} \frac{R_B}{R_A 2R_B}$$
 (5)

Output waveform duty cycle =
$$\frac{t_H}{t_H + t_L} = 1 - \frac{R_B}{R_A + 2R_B}$$
 (6)

Low-to-high ratio
$$\frac{t_L}{t_H} = \frac{R_B}{R_A - R_B}$$
 (7)



The formulas (1-7) do not account for any propagation delay times from the TRIG and THRES inputs to DISCH output. These delay times add directly to the period and overcharge the capacitor which creates differences between calculated and actual values that increase with frequency. In addition, the internal on-state resistance r_{on} during discharge adds to R_B to provide another source of timing error in the calculation when R_B is very low. The equations below provide better agreement with measured values. The formulas Equation 8 represent the actual low and high times when used at higher frequencies because propagation delay and discharge on resistance is added to the formulas. Because the formulas are complex, a calculation tool, XD/XL555 Design Calculator can be used to calculate the component values.




Figure 14. Trigger and Threshold Voltage Waveform







Figure 15. Free-Running Frequency vs Timing Capacitance Resistance = $R_A + 2 \times R_B$

6.3.3 Frequency Divider

By adjusting the length of the timing cycle, the basic circuit of Figure 9 can be made to operate as a frequency divider. Figure 16 shows a divide-by-three circuit that makes use of the fact that re-triggering cannot occur during the timing cycle.





6.4 Device Functional Modes

Table 1 shows the device truth table.

Table 1. Function Table

RESET VOLTAGE ⁽¹⁾	TRIGGER VOLTAGE ⁽¹⁾	THRESHOLD VOLTAGE ⁽¹⁾	OUTPUT	DISCHARGE SWITCH	
<min< td=""><td>Irrelevant</td><td>Irrelevant</td><td>L</td><td>On</td></min<>	Irrelevant	Irrelevant	L	On	
>MAX	<min< td=""><td>Irrelevant (2)</td><td>Н</td><td>Off</td></min<>	Irrelevant (2)	Н	Off	
>MAX	>MAX	>MAX	L	On	
>MAX	>MAX	<min< td=""><td colspan="3">As previously established</td></min<>	As previously established		

- (1) For conditions shown as MIN or MAX, use the appropriate value specified under *Electrical Characteristics*: $V_{DD} = 5 V$.
- (2) CONT pin open or 2/3 V_{DD}.




Figure 17. Equivalent Schematic



7 Application and Implementation

7.1 Application Information

The XD/XL555 timer device uses resistor and capacitor charging delay to provide a programmable time delay or operating frequency. The *Typical Applications* section presents a simplified discussion of the design process. Reset mode forces output and discharge low and provides a small reduction in supply current.

7.2 Typical Applications

7.2.1 Missing-Pulse Detector

The circuit shown in Figure 18 can be used to detect a missing pulse or abnormally long spacing between consecutive pulses in a train of pulses. The timing interval of the monostable circuit is re-triggered continuously by the input pulse train as long as the pulse spacing is less than the timing interval. A longer pulse spacing, missing pulse, or terminated pulse train permits the timing interval to be completed, thereby generating an output pulse as shown in Figure 19.




Figure 18. Circuit for Missing-Pulse Detector

7.2.1.1 Design Requirements


Input fault (missing pulses) must be input high. An input stuck low cannot be detected because the timing capacitor (C) remains discharged.

7.2.1.2 Detailed Design Procedure

Choose R_A and C so that $R_A \times C > [maximum normal input high time].$




7.2.1.3 Application Curve



7.2.2 Pulse-Width Modulation

The operation of the timer can be modified by modulating the internal threshold and trigger voltages, which is accomplished by applying an external voltage (or current) to CONT. Figure 20 shows a circuit for pulse-width modulation. A continuous input pulse train triggers the monostable circuit, and a control signal modulates the threshold voltage. Figure 21 shows the resulting duty cycle versus control voltage transfer function. Attempting to run under 10% duty cycle could result in inconsistent output pulses. Attempting to run close to 100% duty cycle will result in frequency division by 2, then 3, then 4.



A. The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, consider the effects of modulation source voltage and impedance on the bias of the timer.

Figure 20. Circuit for Pulse-Width Modulation



7.2.2.1 Design Requirements

The clock input must have V_{OL} and V_{OH} levels that are less than and greater than 1/3 V_{DD} , respectively. Clock input V_{OL} time must be less than minimum output high time, therefore a high (positive) duty cycle clock is recommended. Minimum recommended modulation voltage is 1 V. Lower CONT voltage can greatly increase threshold comparator's propagation delay and storage time. The application must be tolerant of a nonlinear transfer function; the relationship between modulation input and pulse width is not linear because the capacitor charge is RC based with an negative exponential curve.

7.2.2.2 Detailed Design Procedure

Choose R_A and C so that $R_A \times C$ is same or less than clock input period. Figure 21 shows the non linear relationship between control voltage and output duty cycle. Duty cycle is function of control voltage and clock period relative to RC time constant.

7.2.2.3 Application Curve





Figure 21. Pulse-Width-Modulation vs Control Voltage Clock Duty Cycle 98%, V_{DD} = 5 V

7.2.3 Pulse-Position Modulation

As shown in Figure 22, any of these timers can be used as a pulse-position modulator. This application modulates the threshold voltage and thereby the time delay of a free-running oscillator. Figure 23 and Figure 24 shows the output frequency and duty cycle versus control voltage.

www.xinluda.com 第17页 Rev18.22.11





A. The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, consider the effects of modulation source voltage and impedance on the bias of the timer.

$$R_A = 3 \text{ k}\Omega$$
 $R_B = 309 \text{ k}\Omega$ $C = 1 \text{ nF}$

Figure 22. Circuit for Pulse-Position Modulation


7.2.3.1 Design Requirements

Both DC- and AC-coupled modulation input changes the upper and lower voltage thresholds for the timing capacitor. Both frequency and duty cycle vary with the modulation voltage. Control voltage below 1 V could result in output glitches instead of a steady output pulse stream

7.2.3.2 Detailed Design Procedure

The nominal output frequency and duty cycle for control voltage set to 2/3 of V_{DD} can be determined using formulas in *Astable Operation* section.


7.2.3.3 Application Curves





7.2.4 Sequential Timer

Many applications, such as computers, require signals for initializing conditions during start-up. Other applications, such as test equipment, require activation of test signals in sequence. These timing circuits can be connected to provide such sequential control. The timers can be used in various combinations of astable or monostable circuit connections, with or without modulation, for extremely flexible waveform control. Figure 25 shows a sequencer circuit with possible applications in many systems, and Figure 26 shows the output waveforms.



NOTE: S closes momentarily at t = 0.

Figure 25. Sequential Timer Circuit

7.2.4.1 Design Requirements


The sequential timer application chains together multiple monostable timers. The joining components are the $33-k\Omega$ resistors and $0.001-\mu F$ capacitors. The output high to low edge passes a $10-\mu s$ start pulse to the next monostable. A diode is needed to prevent over voltage on the trigger input when on the previous output's low to high edge.

7.2.4.2 Detailed Design Procedure

The timing resistors and capacitors can be chosen using this formula: $t_w = 1.1 \times R \times C$.



7.2.4.3 Application Curve



7.2.5 Designing for Improved ESD Performance

The XD/XL555 internal HBM and CDM protection allows for safe assembly in ESD controlled environments. In applications that may expose pins of the XD/XL555 to ESD, additional protection is highly recommended. The test board schematic below has bypass capacitors, current-limiting resistors, and voltage clamping TVS diodes to provide additional protection for commonly exposed pins [Reset_Trig

and voltage clamping TVS diodes to provide additional protection for commonly exposed pins [Reset, Trig, and Output] against ESD.




Figure 27. ESD Test Schematic



The table below gives the ESD protection levels recorded for different supply voltages and external components populated. Using only passive components to protect the XD/XL555 with a single 15-V supply is not recommended because the higher voltage allows for an unacceptable amount of current to flow through the device.

Table 2. ESD test result table

Supply Voltage	Just passive components populated. D1D7 not populated ⁽¹⁾	All components populated ⁽¹⁾
5 V	8 kV	12 kV
15 V	Not recommended	12 kV

⁽¹⁾ Sample results. Results may vary with populated components, board layout, and samples used.

8 Power Supply Recommendations

The XD/XL555 requires a voltage supply greater than or equal to 2 V, 3 V, or 5 V based the coldest ambient temperature supported and a supply voltage less than or equal to 15 V. Adequate power supply bypassing is necessary to protect associated circuitry and provide stable output pulses. Minimum recommended is 0.1- μ F ceramic in parallel with 1- μ F electrolytic. Place the bypass capacitors as close as possible to the XD/XL555 and minimize the trace length.

www.xinluda.com 第21页 Rev18.22.11



9 Layout

9.1 Layout Guidelines

Standard PCB rules apply to routing the XD\XL555. The 0.1- μ F ceramic capacitor in parallel with a 1- μ F electrolytic capacitor must be as close as possible to the XD\XL555.

The capacitor used for the time delay must also be placed as close to the discharge pin.

A ground plane on the bottom layer can be used to provide better noise immunity and signal integrity. Figure 28 is the basic layout for various applications.

- C1—based on time delay calculations
- C2—0.01-μF bypass capacitor for control voltage pin
- C3—0.1-μF bypass ceramic capacitor
- C4—1-μF electrolytic bypass capacitor
- R1—based on time-delay calculations

9.2 Layout Example





Figure 28. Layout Example

	Ordering Information									
part	Device	Package	Body size	Temperatur	MSL	Transpo	Package			
Number	Marking	type	(mm)	e (°C)	MOL	rt	Quantit			
XL555	XL555	SOP8	4. 9*3. 9	-40 to +85	MSL3	T&R	2500			
XD555	XD555	DIP8	9. 25*6. 38	-40 to +85	MSL3	Tube 50	2000			

www.xinluda.com 第22页 Rev18.22.11



SOP8封装尺寸图





DIP8封装尺寸图

