

DS30BA101 3.125Gbps 差分缓冲器

查询样品: DS30BA101

特性

- DC 的数据速率达到 3.125Gbps
- 支持标清 (SD) 和高清 (HD) 视频分辨率
- 功耗: 典型值为 165mW
- 工业温度范围: -40°C 至 +85°C

应用范围

- 电缆延长
- 信号缓冲和重复
- 安全和监控


说明

DS30BA101 是一款高速差分缓冲器,此缓冲器用于电 缆驱动、信号缓冲和信号重复应用。 它的全差分信号 路径确保了出色的信号完整性和抗扰度。 DS30BA101 以高达 3.125Gbps 的数据速率驱动差分和单端传输线 路。

输出电压振幅可由电缆的一个单个外部电阻器调节,此 电缆将应用驱动进入 75Ω 单端和 100Ω 差分模式阻 抗。

DS30BA101 由一个单个 3.3V 电源供电,功耗 165mW(典型值)。 它运行在 -40°C 至 +85°C 的全 工业温度范围内,并且采用 4mm x 4mm 16 引脚超薄 型四方扁平无引线 (WQFN) 封装。


典型应用



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



连接图



外露裸片连接垫是用于这个器件的一个负电端子。 它应该被连接至负电源电压。

图 1. 16 引脚 WQFN 封装请见封装编号 RUM0016A

引脚说明

| 引脚 | 名称 | I/O,类型 | 说明 |
|-----|-----------------|--------|----------------------------------------------------|
| 1 | IN+ | I, CML | 非反相输入。 |
| 2 | IN- | I, CML | 反相输入。 |
| 3 | V _{EE} | 接地 | 负电源(接地)。 |
| 4 | R _{VO} | I,模拟 | 输出电压电平控制。 在这个引脚与 V _{CC} 之间连接一个电阻器以设定输出电压。 |
| 5 | NC | 不可用 | 否 连接。 内部未连接。 |
| 6 | V _{CC} | 电源 | 正电源 (+3.3V)。 |
| 7 | NC | 不可用 | 否 连接。 内部未连接。 |
| 8 | NC | 不可用 | 否 连接。 内部未连接。 |
| 9 | V _{CC} | 电源 | 正电源 (+3.3V)。 |
| 10 | V _{EE} | 接地 | 负电源(接地)。 |
| 11 | OUT- | O,数据 | 反相输出。 |
| 12 | OUT+ | O,数据 | 非反相输出。 |
| 13 | NC | 不可用 | 否 连接。 内部未连接。 |
| 14 | NC | 不可用 | 否 连接。 内部未连接。 |
| 15 | NC | 不可用 | 否 连接。 内部未连接。 |
| 16 | NC | 不可用 | 否 连接。 内部未连接。 |
| DAP | V _{EE} | 接地 | 将外露 DAP 连接至负电源(接地)。 |



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

www.ti.com.cn

Absolute Maximum Ratings(1)

| Supply Voltage: | 3.6V |
|--------------------------------------------------------------------------------|--------------------------------|
| Input Voltage (all inputs) | -0.3V to V _{CC} +0.3V |
| Output Current | 28 mA |
| Storage Temperature Range | -65°C to +150°C |
| Junction Temperature | +125°C |
| Package Thermal Resistance θ_{JA} 16-pin WQFN θ_{JC} 16-pin WQFN | +58°C/W +21°C/W |
| ESD Rating (HBM) | ≥±4.5 kV |
| ESD Rating (MM) | ≥±250V |
| ESD Rating (CDM) | ≥±2 kV |

^{(1) &}quot;Absolute Maximum Ratings" indicate limits beyond which damage to the device my occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

Recommended Operating Conditions

| Supply Voltage (V _{CC}): | 3.3V ±5% |
|--------------------------------------------------|----------------|
| Operating Free Air Temperature (T _A) | -40°C to +85°C |

DC Electrical Characteristics

Over recommended supply voltage and operating temperature ranges, unless otherwise specified. (1) (2)

| | Parameter | Test Conditions | Reference | Min | Тур | Max | Units |
|------------------|----------------------------|-----------------------------------------------------|------------|-----------------------------|---------------------------------------|-----------------------------------------|-------------------|
| V _{ICM} | Input Common Mode Voltage | | IN+, IN- | 1.1 + V _{ID} /2 | | V _{CC} – V _{ID} /2 | V |
| V _{ID} | Input Voltage Swing | Differential | | 100 | | 2200 | mV_{P-P} |
| V _{OCM} | Output Common Mode Voltage | | OUT+, OUT- | | V _{CC} – V _{OUT} | | V |
| V _{OUT} | Output Voltage | Single-ended, 75Ω load, $R_{VO} = 750\Omega$ | | | 800 | | mV _{P-P} |
| | | Single-ended, 50Ω load, $R_{VO} = 953\Omega$ | | | 400 | | mV _{P-P} |
| Icc | Supply Current | | | | 50 | 59 | mA |

⁽¹⁾ The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

AC Electrical Characteristics

Over recommended supply voltage and operating temperature ranges, unless otherwise specified. (1) (2)

| | 117 | | | | | | |
|------------------|-----------------------------|--------------------------|----------|-----|-----|-------|------|
| | Parameter | Test Conditions | Min | Тур | Max | Units | |
| DR_IN | Input Data Rate | | IN+, IN- | | | 3125 | Mbps |
| t _{TLH} | Transition Time Low to High | 20% - 80% ⁽³⁾ | OUT+, | | 90 | 130 | ps |
| t _{THL} | Transition Time High to Low | | OUT- | | 90 | 130 | ps |

⁽¹⁾ The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

⁽²⁾ Typical values represent most likely parametric norms at V_{CC} = +3.3V, T_A = +25°C, and at the Recommended Operating Conditions at the time of product characterization and are not ensured.

⁽²⁾ Typical values represent most likely parametric norms at V_{CC} = +3.3V, T_A = +25°C, and at the Recommended Operating Conditions at the time of product characterization and are not ensured.

⁽³⁾ Specification is ensured by characterization and is not tested in production.



DEVICE OPERATION

INPUT INTERFACING

The DS30BA101 accepts either differential or single-ended input. DC-coupled inputs must be kept within the specified common-mode range.

OUTPUT INTERFACING

The DS30BA101 uses current mode outputs. Single-ended output levels are 800 mV_{P-P} into 75 Ω AC-coupled coaxial cable with an R_{VO} resistor of 750 Ω , or 400 mV_{P-P} (800 mV_{P-P} differential) into 100 Ω differential cable with an R_{VO} resistor of 953 Ω . The output voltage level is controlled by the value of the R_{VO} resistor connected between the R_{VO} pin and V_{CC}.

The R_{VO} resistor should be placed as close as possible to the R_{VO} pin. In addition, the copper in the plane layers below the R_{VO} network should be removed to minimize parasitic capacitance.

Figure 2 and Figure 3 show the typical configurations for differential output and single-ended output, respectively. For single-ended output, the unused output must be properly terminated as shown.

APPLICATION INFORMATION

CABLE EXTENDER APPLICATION

The DS30BA101 together with the DS30EA101 form a cable extender chipset optimized for extending serial data streams from serializer/deseralizer (SerDes) pairs and FPGAs over 100Ω differential cables and 75Ω coaxial cables. Setting the correct DS30BA101 output amplitude and proper cable termination are essential for optimal operation. Figure 2 shows the recommended chipset configuration for 100Ω differential cable and Figure 3 shows the recommended chipset configuration for 75Ω coaxial cable.




Figure 2. Cable Extender Chipset Application Circuit for 100Ω Differential Cable






Figure 3. Cable Extender Chipset Application Circuit for 75 Ω Coaxial Cable

ZHCS811A - FEBRUARY 2012 - REVISED APRIL 2013



REVISION HISTORY

| Changes from Original (April 2013) to Revision A | | | | | |
|--------------------------------------------------|----------------------------------------------------|--|---|--|--|
| • | Changed layout of National Data Sheet to TI format | | 5 | | |



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|-------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|-------------------------|---------|
| | | | | | | | (6) | | | | |
| DS30BA101SQ/NOPB | ACTIVE | WQFN | RUM | 16 | 1000 | RoHS & Green | SN | Level-3-260C-168 HR | -40 to 85 | 30BA101 | Samples |
| DS30BA101SQE/NOPB | ACTIVE | WQFN | RUM | 16 | 250 | RoHS & Green | SN | Level-3-260C-168 HR | -40 to 85 | 30BA101 | Samples |
| DS30BA101SQX/NOPB | ACTIVE | WQFN | RUM | 16 | 4500 | RoHS & Green | SN | Level-3-260C-168 HR | -40 to 85 | 30BA101 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM


10-Dec-2020


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|-----------------------------------------------------------|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| DS30BA101SQ/NOPB | WQFN | RUM | 16 | 1000 | 178.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |
| DS30BA101SQE/NOPB | WQFN | RUM | 16 | 250 | 178.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |
| DS30BA101SQX/NOPB | WQFN | RUM | 16 | 4500 | 330.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| DS30BA101SQ/NOPB | WQFN | RUM | 16 | 1000 | 208.0 | 191.0 | 35.0 |
| DS30BA101SQE/NOPB | WQFN | RUM | 16 | 250 | 208.0 | 191.0 | 35.0 |
| DS30BA101SQX/NOPB | WQFN | RUM | 16 | 4500 | 356.0 | 356.0 | 35.0 |



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司