



## LOAD SHARE CONTROLLER

## FEATURES

- 2.7-V to 20-V Operation
- 8-Pin Package
- Requires Minimum Number of External Components
- Compatible with Existing Power Supply Designs Incorporating Remote Output Voltage Sensin
- Differential Share Bus
- Precision Current Sense Amplifier (40 Gain)
- UVLO (Undervoltage Lockout) Circuitry
- User Programmable Share Loop Compensation

## **APPLICATIONS**

• Paralelled Power Supplies

## DESCRIPTION

The UC3902 load share controller is an 8-pin device that balances the current drawn from independent, paralleled power supplies. Load sharing is accomplished by adjusting each supplies' output current to a level proportional to the voltage on a share bus.

The master power supply, which is automatically designated as the supply that regulates to the highest voltage, drives the share bus with a voltage proportional to its output current. The UC3902 trims the output voltage of the other paralleled supplies so that they each support their share of the load current. Typically, each supply is designed for the same current level although that is not necessary for use with the UC3902. By appropriately scaling the current sense resistor, supplies with different output current capability can be paralleled with each supply providing the same percentage of their output current capability for a particular load.



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS INSTRUMENTS www.ti.com Copyright © 2002 - 2008, Texas Instruments Incorporated



#### **DESCRIPTION** (continued)

A differential line is used for the share bus to maximize noise immunity and accommodate different voltage drops in each power converter's ground return line. Trimming of each converter's output voltage is accomplished by injecting a small current into the output voltage sense line, which requires a small resistance (typically 20  $\Omega$  to 100  $\Omega$ ) to be inserted.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

|                                       |                                  | UC2902<br>UC3902 | UNIT |
|---------------------------------------|----------------------------------|------------------|------|
|                                       | VCC, ADJ                         | -0.3 to 20       |      |
|                                       | SENSE                            | –5 to 5          | v    |
| Input voltage range, V <sub>I</sub>   | ADJR, COMP                       | –0.3 to 4        | v    |
|                                       | SHARE+<br>SHARE+                 | –0.3 to 10       |      |
|                                       | SHARE+                           | –100 mA to 10 mA | mA   |
| Output current, I <sub>O</sub>        | ADJ                              | –1 mA to 30 mA   | mA   |
| Operating free-air temperature        | e range, T <sub>A</sub>          | -40 to 100       |      |
| Junction temperature range, T         | J                                | –55 to 105       |      |
| Storage temperature, T <sub>stg</sub> |                                  | –65 to 150       | °C   |
| Lead temperature 1,6 mm (1/-          | 6 inch) from case for 10 seconds | 300              |      |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. Voltages are with respect to GND. Currents are positive into, and negative out of the specified terminal.



## **ELECTRICAL CHARACTERISTICS**

 $T_J = -40^{\circ}C$  to 105°C, (unless otherwise noted)

|                 | PARAMETER                                | TEST CONDITIONS  | MIN  | ТҮР  | MAX  | UNIT        |  |
|-----------------|--|--|------|------|------|-------------|--|
| Power S         | UPPLY SUPPLY CURRENT                     | ·  |      |      |      |             |  |
|                 |  | SHARE+ = 1 V, SENSE = 0 V  |      | 4    | 6    |             |  |
| ICC             | Supply current                           | V <sub>CC</sub> = 20 V   |      | 6    | 10   | mA          |  |
| UNDERV          | OLTAGE LOCKOUT                           | · · · · · ·  |      |      |      |             |  |
| V <sub>CC</sub> | Startup voltage                          | SHARE+ = 0.2 V, SENSE = 0 V, COMP = 1 V  | 2.3  | 2.5  | 2.7  | V           |  |
|                 | Hysteresis                               | SHARE+ = 0.2 V, SENSE = 0 V, COMP = 1 V  | 60   | 100  | 140  | mV          |  |
| CURREN          | T SENSE AMPLIFIER                        | ·  |      |      |      |             |  |
| V <sub>IO</sub> | Input offset voltage                     | $0.1 \text{ V} \le \text{V}_{(\text{SHARE}+)} \le 1.1 \text{ V}$                                     | -2.5 | -0.5 | 1.5  | mV          |  |
|                 | SENSE to SHARE gain                      | $0.1 \text{ V} \le \text{V}_{(\text{SHARE}+)} \le 1.1 \text{ V}$                                     | -41  | -40  | -39  | V           |  |
| R <sub>IN</sub> | Input resistance                         |  | 0.6  | 1    | 1.5  | V           |  |
| SHARE [         | DRIVE AMPLIFIER                          | · · · ·  |      |      |      |             |  |
|                 | High-level output voltage,<br>/он SHARE+ | $V_{CC} = 2.5 V$ $V_{(SENSE)} = -50 mV$<br>$I_{(SHARE+)} = -1 mA$                                    | 1.2  | 1.4  |      |             |  |
| V <sub>OH</sub> |  | $V_{CC} = 12 V$ $V_{(SENSE)} = -250 mV$<br>$I_{(SHARE+)} = -1 mA$                                    | 9.6  | 10.0 | 10.4 | V           |  |
|                 |  | $V_{CC} = 20 V$ $V_{(SENSE)} = -250 mV$<br>$I_{(SHARE+)} = -1 mA$                                    | 9.6  | 10.0 | 10.4 |             |  |
|                 |  | $V_{CC}$ = 2.5 V $V_{(SENSE)}$ = 10 mV $I_{(SHARE+)}$ = -1 mA  |      | 20   | 50   |             |  |
| V <sub>OL</sub> | Low-level output voltage, SHARE+         | $V_{CC} = 12 V$ $V_{(SENSE)} = 10 mV$<br>$I_{(SHARE+)} = -1 mA$                                      |      | 20   | 50   |             |  |
|                 |  | $V_{CC} = 20 V$ $V_{(SENSE)} = 10 mV$<br>$I_{(SHARE+)} = -1 mA$                                      |      | 20   | 50   | mV          |  |
| Vo              | Output voltage, SHARE+                   | $V_{(SENSE)} = 0 \text{ mV},  R_{(SHARE+)} = 200 \Omega$<br>(SHARE+ to GND)                          |      | 20   | 40   |             |  |
| CMRR            | Common mode rejection ratio              | 0 V $\leq$ V <sub>(SHARE-)</sub> $\leq$ 1 V, SENSE used as input to amplifier                        | 50   | 90   |      | dB          |  |
|                 | Load regulation                          | Load on SHARE+, 1 mA $\leq$ I_LOAD $\leq$ -20 mA $V_{(SENSE)}$ = -25 mV                              |      | 0    | 20   | mV          |  |
| I <sub>SC</sub> | Short circuit current                    | $V_{(SHARE+)} = 0 V$ , $V_{(SENSE)} = -25 mV$  | -85  | -50  | -20  | mA          |  |
|                 |  | $V_{(SENSE)}$ = 10 mV to -90 mV step<br>R <sub>(SHARE+)</sub> = 200 $\Omega$ (SHARE+ to GND)         | 0.12 | 0.26 | 0.38 | <b>V</b> II |  |
|                 | Slew rate                                | $V_{(SENSE)} = -90 \text{ mV to } 10 \text{ mV step}$<br>$R_{(SHARE+)} = 200 \Omega$ (SHARE+ to GND) | 0.12 | 0.26 | 0.38 | V/µs        |  |



# **ELECTRICAL CHARACTERISTICS** (continued) $T_J = -40^{\circ}C$ to 105°C, (unless otherwise noted)

|  | PARAMETER                           | TEST CONDITIONS  | MIN  | TYP  | MAX  | UNIT |
|--|-------------------------------------|--|------|------|------|------|
| SHARE SE                                   | ENSE AMPLIFIER                      |  |      |      |      |      |
| <b>_</b>                                   |                                     | $V_{(SHARE+)} = 1 V$ , $V_{(SHARE-)} = GND$<br>$V_{(SENSE)} = 10 mV$   | 8    | 15   |      | kΩ   |
| R <sub>IN</sub>                            | Input impedance                     |  | 8    | 15   |      |      |
| V <sub>(SHARE)</sub>                       | Threshold voltage                   | V <sub>(SENSE)</sub> = 0 V   | 41   | 70   | 100  | mV   |
| CMRR                                       | Common mode rejection ratio         | $0 \text{ V} \leq \text{V}_{(\text{SHARE}-)} \leq 1 \text{ V}, \text{ V}_{(\text{SENSE})} = -2.5 \text{ mV}$   | 50   | 60   |      |      |
|  | DESCRIPTION from SHARE+ to          | $V_{(SENSE)} = -2.5 \text{ mV},$<br>5 nF capacitor from COMP to GND,<br>1 kΩ resistor from ADJR to GND   | 50   | 68   |      | dB   |
| AVOL                                       | ADJR                                | $V_{(SENSE)} = -2.5 \text{ mV},$<br>5 nF capacitor from COMP to GND,<br>150 Ω resistor from ADJR to GND  | 50   | 66   |      |      |
|  | Slew rate                           | $ \begin{array}{l} V_{(SHARE+)} = 0 \text{ mV to } 10 \text{ V step through a } 200\text{-}\Omega \\ \text{resistor, } R_{(COMP)} = 500 \ \Omega, \\ V_{(SENSE)} = 10 \text{ mV, } V_{CC} = 10 \text{ V} \end{array} $ | 0.2  | 0.5  | 0.8  | V/µs |
| ERROR A                                    | MPLIFIER                            |  |      |      |      |      |
| Ям   | Transconductance, SHARE+ to<br>COMP | 200- $\Omega$ resistor SHARE+ to GND   | 3.0  | 4.5  | 6.0  | mS   |
| I <sub>OH</sub>                            | High-level output current           | $\begin{array}{l} V_{(COMP)} = \ 1.5 \ V, \qquad SHARE+ \geq 300 \ mV \\ V_{(SENSE)} = -10 \ mV \end{array}$   | -450 | -325 | -200 |      |
| I <sub>OL</sub>                            | Low-level output current            | 200-Ω resistor SHARE+ to GND,<br>$V_{(COMP)}$ = 1.5 V, $V_{(SENSE)}$ = 10 mV   | 80   | 150  | 250  | μA   |
| V <sub>IO</sub>                            | Input offset voltage                |  | 15   | 35   | 65   | mV   |
| $\frac{\Delta V_{IO}}{\Delta V_{(SENSE)}}$ |                                     | 1-kΩ resistor ADJR to GND<br>−2.5 mV ≤ V <sub>(SENSE)</sub> ≤ −25 mV   | -6   | 0    | 6    | mV/V |
| ADJ AMPI                                   | LIFIER                              |  |      |      |      |      |
|  | ADJR low voltage                    | 200-Ω resistor SHARE+ to GND, $V_{(SENSE)}$ = 10 mV  | -1   | 0    | 1    | mV   |
|  | ADJR high voltage                   | $V_{(SENSE)} = 10 \text{ mV}, V_{(SHARE+)} = 1 \text{ V}$  | 1.4  | 1.8  | 2.1  | V    |
|  |                                     | $ \begin{array}{l} I_{(ADJR)} = -0.5 \text{ mA},  V_{(ADJ)} = 2.5 \text{ V}, \\ V_{(SENSE)} = 10 \text{ mV},  V_{(SHARE+)} = 1 \text{ V} \end{array} $   | 0.96 | 0.99 | 1.02 |      |
|  |                                     | $ \begin{array}{ll} I_{(ADJR)} = -0.5 \text{ mA}, & V_{(ADJ)} = 20 \text{ V}, \\ V_{(SENSE)} = 10 \text{ mV}, & V_{(SHARE+)} = 1 \text{ V} \end{array} $   | 0.96 | 0.99 | 1.02 | A (A |
|  | Current gain ADJR to ADJ            | $ \begin{array}{ll} I_{(ADJR)} = -10 \text{ mA}, & V_{(ADJ)} = 2.5 \text{ V}, \\ V_{(SENSE)} = 10 \text{ mV}, & V_{(SHARE+)} = 1 \text{ V} \end{array} $   | 0.96 | 0.99 | 1.02 | A/A  |
|  |                                     | $    I_{(ADJR)} = -10 \text{ mA},  V_{(ADJ)} = 20 \text{ V}, \\ V_{(SENSE)} = 10 \text{ mV},  V_{(SHARE+)} = 1 \text{ V} $   | 0.96 | 0.99 | 1.02 |      |



### **ORDERING INFORMATION**

| T <sub>A</sub> | PACKAGE <sup>(2)</sup> | PART NUMBER |  |  |
|----------------|------------------------|-------------|--|--|
| 40°C to 05°C   | SOIC (D)               | UC2902D     |  |  |
| – 40°C to 85°C | Plastic DIP (N)        | UC2902N     |  |  |
| 000 to 7000    | SOIC (D)               | UC3902D     |  |  |
| 0°C to 70°C    | Plastic DIP (N)        | UC3902N     |  |  |

(2) The D package is also available taped and reeled. Add an R suffix to the device type (i.e., bq24901DR) for quantities of 3,000 devices per reel.





#### **TERMINAL FUNCTIONS**

| TERMINAL |     |     | BEOGRAPHICAL   |
|----------|-----|-----|--|
| NAME     | NO. | I/O | DESCRIPTION  |
| ADJ      | 3   | I   | Current output of the adjust amplifier circuit (NPN collector) |
| ADJR     | 4   | 0   | Current adjust amplifier range set (NPN emitter)               |
| COMP     | 5   | I/O | Output of the error amplifier, input of the adjust amplifier   |
| GND      | 1   | -   | Local power supply return and signal ground                    |
| SENSE    | 2   | I   | Inverting input of the current sense amplifier                 |
| SHARE+   | 7   | I/O | Positive input from share bus or drive-to-share bus            |
| SHARE-   | 6   | I   | Reference for SHARE+ pin                                       |
| VCC      | 8   | I   | Local power supply (positive)                                  |



#### **APPLICATION INFORMATION**

The values of five passive components must be determined to configure the UC3902 load share controller. The output and return lines of each converter are connected together at the load, with current sense resistor  $R_{SENSE}$  inserted in each negative return line. Another resistor,  $R_{ADJ}$ , is also inserted in each positive remote sense line. The differential share bus terminals (SHARE+ and SHARE-) of each UC3902 are connected together respectively, and the SHARE- node is also connected to the system ground. A typical application is illustrated in Figure 1.

The load share controller design can be executed by following the next few steps:

Step 1.

$$R_{SENSE} = \frac{V_{SHARE(max)}}{A_{CSA} \times I_{O(max)}}$$
(1)

• where A<sub>CSA</sub> is 40, the gain of the current sense amplifier

At full load, the voltage drop across the  $R_{SENSE}$  resistor is  $I_{O(max)} \times R_{SENSE}$ . Taking into account the gain of the current sense amplifier, the voltage at full load on the current share bus,

$$V_{\text{SHARE(max)}} = \frac{A_{\text{CSA}} \times I_{\text{O(max)}}}{R_{\text{SENSE}}}$$
(2)

This voltage must stay 1.5-V below V<sub>CC</sub> or below 10 V whichever is smaller. V<sub>SHARE</sub> represents an upper limit but the designer should select the full scale share bus voltage keeping in mind that every volt on the load share bus increases the master controller's supply current by approximately 100  $\mu$ A times the number of slave units connected parallel.

#### Step 2.

$$R_{G} = \frac{V_{ADJ(max)}}{I_{ADJ(max)}}$$
(3)

Care must be taken to ensure that  $I_{ADJ(max)}$  is low enough so that both the drive current and power dissipation are within the device's capability. For most applications, an  $I_{ADJ(max)}$  current between 5 mA and 10 mA is acceptable. In a typical application, a 360- $\Omega$  R<sub>G</sub> resistor from the ADJR pin to ground sets  $I_{ADJ(max)}$  to approximately 5 mA.

#### Step 3.

$$R_{ADJ} = \frac{\Delta V_{O(max)} - (I_{O(max)} \times R_{SENSE})}{I_{ADJ(max)}}$$
(4)

 $R_{ADJ}$  must be low enough to not affect the normal operation of the converter's voltage feedback loop. Typical  $R_{ADJ}$  values are between 20  $\Omega$  to100  $\Omega$  depending on  $V_O$ ,  $\Delta V_{O(max)}$  and the selected  $I_{ADJ(max)}$  value.

#### Step 4.

$$C_{C} = \frac{g_{M}}{2\pi \times f_{C}} \times \frac{R_{ADJ}}{R_{G}} \times \frac{R_{SENSE}}{R_{LOAD}} \times A_{CSA} \times A_{PWR} \quad (f_{C})$$
(5)



The share loop compensation capacitor,  $C_C$  is calculated to produce the desired share loop unity gain crossover frequency,  $f_C$ . The share loop error amplifier's transconductance,  $g_M$  is nominally 4.5 ms. The values of the resistors are already known. Typically,  $f_C$  is set to at least one order of magnitude below the converter's closed loop bandwidth. The load share circuit is primarily intended to compensate for each converter's initial output voltage tolerance and temperature drift, not for differences in their transient response. The term  $A_{PWR(fc)}$  is the gain of the power supply measured at the desired share loop crossover frequency,  $f_C$ . This gain can be measured by injecting the measurement signal between the positive output and the positive sense terminal of the power supply.

Step 5.

$$\mathsf{R}_{\mathsf{C}} = \frac{1}{2\pi \times \mathsf{f}_{\mathsf{C}} \times \mathsf{C}_{\mathsf{C}}}$$

(6)

A resistor in series with  $C_C$  is required to boost the phase margin of the load share loop. The zero is placed at the load share loop crossover frequency,  $f_C$ .

When the system is powered up, the converter with the highest output voltage tends to source the most current and take control of the share bus. The other converters increase their output voltages until their output currents are proportional to the share bus voltage minus 50 mV. The converter which in functioning as the master may change due to warmup drift and differences in load and line transient response of each converter.

## **ADDITIONAL INFORMATION**

Please refer to the following topic for additional application information.

1. Application Note U–163, (TI Literature No. SLUA128) The UC3902 Load Share Controller and Its Performance in Distributed Power Systems by Laszlo Balogh



# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal |                 |                    |   |      |                          |                          |            |            |            |            |           |                  |
|-----------------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                      | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| UC2902DTR                   | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| UC3902DTR                   | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

| Device    | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-----------|--------------|-----------------|------|------|-------------|------------|-------------|
| UC2902DTR | SOIC         | D               | 8    | 2500 | 340.5       | 336.1      | 25.0        |
| UC3902DTR | SOIC         | D               | 8    | 2500 | 340.5       | 336.1      | 25.0        |



www.ti.com

## TUBE



| *All | dimensions | are | nominal |
|------|------------|-----|---------|
|      | unnensions | are | nonnai  |

| Device    | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | Τ (μm) | B (mm) |
|-----------|--------------|--------------|------|-----|--------|--------|--------|--------|
| UC2902D   | D            | SOIC         | 8    | 75  | 507    | 8      | 3940   | 4.32   |
| UC2902DG4 | D            | SOIC         | 8    | 75  | 507    | 8      | 3940   | 4.32   |
| UC2902N   | Р            | PDIP         | 8    | 50  | 506    | 13.97  | 11230  | 4.32   |
| UC3902D   | D            | SOIC         | 8    | 75  | 507    | 8      | 3940   | 4.32   |
| UC3902DG4 | D            | SOIC         | 8    | 75  | 507    | 8      | 3940   | 4.32   |
| UC3902N   | Р            | PDIP         | 8    | 50  | 506    | 13.97  | 11230  | 4.32   |

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated