

VSP5324-Q1 4 通道、12 位、80MSPS ADC

1 特性

- 适用于汽车类应用
- 具有符合 AEC-Q100 标准的下列结果
 - 器件温度等级 2: -40°C 至 $+105^{\circ}\text{C}$
 - 器件人体放电模型(HBM) ESD 分类等级 2
 - 器件充电模型 (CDM) ESD 分类等级 C4B
- 针对低功耗而设计:
 - 单信道接口:
50MSPS 时, 每通道 65mW
 - 双信道接口:
80MSPS 时, 每通道 82mW
- 动态性能:
 - 5MHz 输入频率, 80MSPS
 - 信噪比 (SNR): 70dBFS
 - 无杂散动态范围 (SFDR): 85dBc
- 串行低压差分信令 (LVDS) 模数转换器 (ADC) 数据输出
- 多种 LVDS 测试模式以验证数据捕捉
- 封装: 9mm x 9mm VQFN-64
- 工作温度: -40°C 至 $+105^{\circ}\text{C}$

2 应用

- 深度传感:
 - 位置和接近传感
 - 3D 扫描
 - 3D 机器视觉
 - 安全和监控
 - 手势控制

3 说明

VSP5324-Q1 器件是一款低功耗、12 位、80MSPS、四通道模数转换器 (ADC)。低功耗和在一个紧凑封装内的多通道集成使得此器件对于 3D 时差测距 (ToF) 系统具有很大的吸引力。

串行低压差分信令 (LVDS) 输出减少了接口线路的数量并实现高度系统集成。


此器件采用紧凑型 9mm x 9mm VQFN-64 封装。

器件信息⁽¹⁾


器件型号	封装	封装尺寸 (标称值)
VSP5324-Q1	VQFN (64)	9.00mm x 9.00mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。

简化的原理图



信噪比与输入信号频率间的关系



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

English Data Sheet: SLES275

目录


1 特性	1	7.2 Functional Block Diagrams	19
2 应用	1	7.3 Feature Description	20
3 说明	1	7.4 Device Functional Modes	26
4 修订历史记录	2	7.5 Programming	27
5 Pin Configuration and Functions	3	7.6 Register Maps	29
6 Specifications	6	8 Application and Implementation	51
6.1 Absolute Maximum Ratings	6	8.1 Application Information	51
6.2 ESD Ratings	6	8.2 Typical Application	51
6.3 Recommended Operating Conditions	6	9 Power Supply Recommendations	53
6.4 Thermal Information	7	10 Layout	53
6.5 Electrical Characteristics: Dynamic Performance	7	10.1 Layout Guidelines	53
6.6 Electrical Characteristics: General	8	10.2 Layout Example	54
6.7 Electrical Characteristics: Digital	9	11 器件和文档支持	55
6.8 Timing Requirements	9	11.1 器件支持	55
6.9 LVDS Timing at Different Sampling Frequencies (One-Lane Interface, 12x Serialization)	10	11.2 文档支持	56
6.10 LVDS Timing at Different Sampling Frequencies (Two-Lane Interface, 6x Serialization)	10	11.3 接收文档更新通知	56
6.11 Serial Interface Timing Requirements	10	11.4 社区资源	56
6.12 Typical Characteristics	12	11.5 商标	57
7 Detailed Description	19	11.6 静电放电警告	57
7.1 Overview	19	11.7 Glossary	57
		12 机械、封装和可订购信息	57

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Original (December 2014) to Revision A	Page
• 已更改 将器件可见性从定制更改为目录	1
• 已添加 接收文档更新通知和社区资源	56

5 Pin Configuration and Functions



NC - No internal connection

Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
ADCLKM	24	Digital output	Negative LVDS differential frame clock output pin
ADCLKP	23	Digital output	Positive LVDS differential frame clock output pin
AGND	3	Ground	Analog ground pin
	6		
	9		
	37		
	40		
	43		
	46		
AVDD	50	Supply	Analog supply pin, 1.8 V
	57		
	60		
CLKM	59	Analog input	Negative clock input Differential clock input: apply differential clocks (sine wave, LVPECL, and LVDS) to CLKP and CLKM. Single-ended clock input: apply a CMOS clock to CLKP and tie CLKM to ground.

Pin Functions (continued)

PIN		TYPE	DESCRIPTION
NAME	NO.		
CLKP	58	Analog input	Positive clock input Differential clock input: apply differential clocks (sine wave, LVPECL, and LVDS) to CLKP and CLKLM. Single-ended clock input: apply a CMOS clock to CLKP and tie CLKLM to ground.
CS	61	Digital input	Serial interface enable pin
IN1_M	2	Analog input	Channel 1 negative differential analog input
IN1_P	1	Analog input	Channel 1 positive differential analog input
IN2_M	8	Analog input	Channel 2 negative differential analog input
IN2_P	7	Analog input	Channel 2 positive differential analog input
IN3_M	42	Analog input	Channel 3 negative differential analog input
IN3_P	41	Analog input	Channel 3 positive differential analog input
IN4_M	48	Analog input	Channel 4 negative differential analog input
IN4_P	47	Analog input	Channel 4 positive differential analog input
INT/EXT	56	Digital input	Internal and external reference control input pin Logic high: device uses internal reference Logic low: device uses external reference
LCLKM	26	Digital output	Negative LVDS differential bit clock output pin
LCLKP	25	Digital output	Positive LVDS differential bit clock output pin
LGND	12	Ground	Digital ground pin
	14		
	36		
LVDD	35	Supply	Digital and LVDS supply pin, 1.8 V
NC	4	—	Unused; do not connect
	5		
	10		
	11		
	38		
	39		
	44		
	45		
	51		
OUT1A_M	16	Interface	Channel 1A negative LVDS differential output pin. This pin can be used with either one- or two-lane interface.
OUT1A_P	15	Interface	Channel 1A positive LVDS differential output pin. This pin can be used with either one- or two-lane interface.
OUT1B_M	18	Interface	Channel 1B negative LVDS differential output pin. This pin is used with two-lane interface. In one-lane interface, this pin is unused and must be floated without a 100- Ω termination.
OUT1B_P	17	Interface	Channel 1B positive LVDS differential output pin. This pin is used with two-lane interface. In one-lane interface, this pin is unused and must be floated without a 100- Ω termination.
OUT2A_M	20	Interface	Channel 2A negative LVDS differential output pin. This pin can be used with either one- or two-lane interface.
OUT2A_P	19	Interface	Channel 2A positive LVDS differential output pin. This pin can be used with either one- or two-lane interface.
OUT2B_M	22	Interface	Channel 2B negative LVDS differential output pin. This pin is used with two-lane interface. In one-lane interface, this pin is unused and must be floated without a 100- Ω termination.
OUT2B_P	21	Interface	Channel 2B positive LVDS differential output pin. This pin is used with two-lane interface. In one-lane interface, this pin is unused and must be floated without a 100- Ω termination.
OUT3A_M	30	Interface	Channel 3A negative LVDS differential output pin. This pin can be used with either one- or two-lane interface.
OUT3A_P	29	Interface	Channel 3A positive LVDS differential output pin. This pin can be used with either one- or two-lane interface.

Pin Functions (continued)

PIN		TYPE	DESCRIPTION
NAME	NO.		
OUT3B_M	28	Interface	Channel 3B negative LVDS differential output pin. This pin is used with two-lane interface. In one-lane interface, this pin is unused and must be floated without a 100- Ω termination.
OUT3B_P	27	Interface	Channel 3B positive LVDS differential output pin. This pin is used with two-lane interface. In one-lane interface, this pin is unused and must be floated without a 100- Ω termination.
OUT4A_M	34	Interface	Channel 4A negative LVDS differential output pin. This pin can be used with either one- or two-lane interface.
OUT4A_P	33	Interface	Channel 4A positive LVDS differential output pin. This pin can be used with either one- or two-lane interface.
OUT4B_M	32	Interface	Channel 4B negative LVDS differential output pin. This pin is used with two-lane interface. In one-lane interface, this pin is unused and must be floated without a 100- Ω termination.
OUT4B_P	31	Interface	Channel 4B positive LVDS differential output pin. This pin is used with two-lane interface. In one-lane interface, this pin is unused and must be floated without a 100- Ω termination.
PD	13	Digital input	Power-down control input pin Logic high: device is in power-down state; logic low: normal operation
REFB	54	Analog input	Reference bottom voltage pin Internal reference mode: the reference bottom voltage (0.45 V) is output on this pin. External reference mode: the reference bottom voltage (0.45 V) must be externally applied to this pin. There are no required decoupling capacitors on this pin.
REFT	55	Analog input	Reference top voltage pin Internal reference mode: the reference top voltage (1.45 V) is output on this pin. External reference mode: reference top voltage (1.45 V) must be externally applied to this pin. There are no required decoupling capacitors on this pin.
RESET	64	Digital input	Serial interface reset pin; active low
SCLK	63	Digital input	Serial interface clock pin
SDATA	62	Digital input	Serial interface data pin
SDOUT	52	Digital output	Serial interface readout pin
SYNC	49	Digital input	Control input pin synchronizes test patterns across channels. When unused, this pin should be tied to ground.
VCM	53	Analog output	Common-mode voltage pin Internal reference mode: common-mode voltage output pin, 0.95 V. External reference mode: reference voltage must be externally applied to this pin.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range, unless otherwise noted.⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	AVDD	-0.3	2.2	V
	LVDD	-0.3	2.2	V
Ground voltage differences	Between AGND and LGND	-0.3	0.3	V
Input voltage	Digital outputs	-0.3	lesser of 2.2 or (LVDD + 0.3)	V
	Digital inputs (CLKN, CLKP ⁽²⁾ , RESET, SCLK, SDATA, CS, SYNC, PD, INT/EXT)	-0.3	lesser of 2.2 or (LVDD + 0.3)	V
	Analog inputs	-0.3	lesser of 2.2 or (LVDD + 0.3)	V
Input current (all pins except supplies)		-10	10	mA
Ambient temperature, under bias, T _A		-40	105	°C
Junction temperature, T _J			125	°C
Storage temperature, T _{stg}		-55	125	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) When AVDD is turned off, TI recommends switching off the input clock (or ensuring the voltage on CLKP, CLKN is less than |0.3 V|). This setting prevents the ESD protection diodes at the clock input pins from turning on.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000
		Charged device model (CDM), per AEC Q100-011	Other pins ±500
		Corner pins (1, 16, 17, 32, 33, 48, 49, and 64)	±750

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

Over operating free-air temperature range, unless otherwise noted.

		MIN	NOM	MAX	UNIT
V _(AVDD)	Analog supply voltage	1.7	1.8	1.9	V
V _(LVDD)	Digital supply voltage	1.7	1.8	1.9	V
V _{ID}	Differential input voltage		2		V _{PP}
V _{IC}	Input common-mode voltage		V _{IC} ± 50		mV
(V _{CLKP} – V _{CLKM})	Input clock sample rate	Two-lane LVDS interface	10	80	MSPS
		One-lane LVDS interface	10	50	MSPS
(V _{CLKP} – V _{CLKM})	Input clock amplitude differential	Sine wave, ac-coupled		1.5	V _{PP}
		LVPECL, ac-coupled		1.6	V _{PP}
		LVDS, ac-coupled		0.7	V _{PP}
		LVCMOS, single-ended, ac-coupled		3.3	V
Duty cycle		35%	50%	65%	
C _{LOAD}	Maximum external capacitance from each output pin to DRGND		5		pF
R _{LOAD}	Differential resistance between LVDS output pairs (LVDS mode)		100		Ω
T _A	Operating free-air	-40	105		°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		VSP5324-Q1	UNIT
		RGC (VQFN)	
		64 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	20.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	6.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	2.7	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	2.6	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	0.4	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics: Dynamic Performance

Typical values are at 25°C, V_(AVDD) = 1.8 V, V_(LVDD) = 1.8 V, sampling frequency = 80 MSPS, 50% clock duty cycle, and –1-dBFS differential analog input, unless otherwise noted. Minimum and maximum values are across the full temperature range of T_{MIN} = –40°C to T_{MAX} = 105°C, V_(AVDD) = 1.8 V, V_(LVDD) = 1.8 V.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution				12	Bits
SNR	f _{IN} = 5 MHz	68	70		dBFS
	f _{IN} = 30 MHz		69.5		dBFS
SINAD	f _{IN} = 5 MHz		69.8		dBFS
	f _{IN} = 30 MHz		69.2		dBFS
SFDR	f _{IN} = 5 MHz	64	85		dBc
	f _{IN} = 30 MHz		82		dBc
THD	f _{IN} = 5 MHz	63	81.5		dBc
	f _{IN} = 30 MHz		78		dBc
HD2	f _{IN} = 5 MHz	64	90		dBc
	f _{IN} = 30 MHz		86		dBc
HD3	f _{IN} = 5 MHz	64	85		dBc
	f _{IN} = 30 MHz		82		dBc
Worst spur (other than second and third harmonics)	f _{IN} = 5 MHz		91		dBc
	f _{IN} = 30 MHz		83		dBc
IMD	f ₁ = 8 MHz, f ₂ = 10 MHz, each tone at –7 dBFS		83		dBc
Crosstalk (far channel)	10-MHz full-scale signal on aggressor channel; no input signal applied on victim channel		95		dB
Input overload recovery	Recovery to within 1% (of full-scale) for 6-dB overload with sine-wave input		1		Clock cycle
PSRR	For 50-mV _{PP} signal on AVDD supply, up to 10 MHz, no signal applied to analog inputs		50		dB
ENOB	f _{IN} = 5 MHz		11.3		Bits
DNL	f _{IN} = 5 MHz	–0.8	±0.2	0.8	LSBs
INL	f _{IN} = 5 MHz		±0.3	1	LSBs

6.6 Electrical Characteristics: General

Typical values are at 25°C, $V_{(AVDD)} = 1.8$ V, $V_{(LVDD)} = 1.8$ V, sampling frequency = 80 MSPS, 50% clock duty cycle, and -1-dBFS differential analog input, unless otherwise noted. Minimum and maximum values are across the full temperature range of $T_{MIN} = -40^\circ\text{C}$ to $T_{MAX} = 105^\circ\text{C}$, $V_{(AVDD)} = 1.8$ V, $V_{(LVDD)} = 1.8$ V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INx_PUT						
V_{ID}	Differential input	Voltage range		2		V_{PP}
		Resistance, at dc		2		$k\Omega$
		Capacitance, at dc		2.2		pF
	Analog input bandwidth		550			MHz
	Analog input common-mode current (per input pin)		1.6			$\mu\text{A}/\text{MSPS}$
V_{OC}	Common-mode output voltage		0.95			V
$I_{O(VCM)}$	VCM output current capability		5			mA
DC ACCURACY						
	Offset error		± 5	± 20		mV
EGREF	Gain error resulting from internal reference inaccuracy alone		-2	2		%FS
EGCHAN	Gain error of channel alone		0.5			%FS
POWER SUPPLY						
IAVDD	Analog supply current	80 MSPS	114	135		mA
		50 MSPS	86			mA
ILVDD	Output buffer supply current	Two-lane LVDS interface, 80 MSPS, 350-mV swing with 100-Ω external termination	69	85		mA
		One-lane LVDS interface, 50 MSPS, 350-mV swing with 100-Ω external termination	56			mA
	Analog power	80 MSPS	205			mW
		50 MSPS	155			mW
	Digital power LVDS interface	Two-lane LVDS interface, 80 MSPS, 350-mV swing with 100-Ω external termination	124			mW
		One-lane LVDS interface, 50 MSPS, 350-mV swing with 100-Ω external termination	101			mW
	Total power	80 MSPS, two-lane LVDS interface	329			mW
		50 MSPS, one-lane LVDS interface	256			mW
	Global power-down		40			mW
	Standby power		135			mW

6.7 Electrical Characteristics: Digital

At $V_{(AVDD)} = 1.8 \text{ V}$, $V_{(LVDD)} = 1.8 \text{ V}$, unless otherwise noted. The DC specifications refer to the condition where the digital outputs do not switch, but are tied permanently to a valid logic level 0 or 1.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INx_PUTS (RESET, SCLK, SDATA, CS, PDN, SYNC, INT/EXT)					
V_{IH}	High-level input voltage	All digital inputs support 1.8-V and 3.3-V CMOS logic levels	> 1.3		V
V_{IL}	Low-level input voltage	All digital inputs support 1.8-V and 3.3-V CMOS logic levels		< 0.4	V
I_{IH}	High-level input current	$V_{IH} = 1.8 \text{ V}$		6	μA
I_{IL}	Low-level input current	$V_{IL} = 0 \text{ V}$		< 0.1	μA
DIGITAL OUTPUTS					
V_{OH}	High-level output voltage	CMOS interface (SDOUT)	$AVDD - 0.1$		V
V_{OL}	Low-level output voltage	CMOS interface (SDOUT)		0.1	V
$V_{OD(H)}$	High-level output differential voltage	LVDS interface (OUTP, OUTM, LCLKP, LCLKM, ADCLKP, ADCLKM), with an external 100- Ω termination	245	420	mV
$V_{OD(L)}$	Low-level output differential voltage	LVDS interface (OUTP, OUTM, LCLKP, LCLKM, ADCLKP, ADCLKM), with an external 100- Ω termination	-420	-245	mV
V_{OC}	Output common-mode voltage			1.05	V

6.8 Timing Requirements⁽¹⁾

Typical values are at 25°C, $V_{(AVDD)} = 1.8 \text{ V}$, $V_{(LVDD)} = 1.8 \text{ V}$, sampling frequency = 80 MSPS, sine wave input clock, $C_{(LOAD)} = 5 \text{ pF}$, and $R_{(LOAD)} = 100 \text{ }\Omega$, unless otherwise noted. Minimum and maximum values are across the full temperature range of $T_{\text{MIN}} = -40^\circ\text{C}$ to $T_{\text{MAX}} = 105^\circ\text{C}$, $V_{(AVDD)} = 1.8 \text{ V}$, and $V_{(LVDD)} = 1.7 \text{ V}$ to 1.9 V.

		MIN	NOM	MAX	UNIT	
Aperture delay			4		ns	
Aperture delay matching ⁽²⁾⁽³⁾	Between the two channels of the same device		± 175		ps	
Aperture delay variation	Between two devices at the same temperature and LVDD supply		2.5		ns	
Aperture jitter (RMS)			320		fs	
Wakeup time	Time to valid data after coming out of partial power-down mode		5	50	μs	
	Time to valid data after coming out of global power-down mode		100	500	μs	
ADC latency	One-lane LVDS output interface		11		Clock cycles	
	Two-lane LVDS output interface		15		Clock cycles	
t_{su}	Data setup time	Data valid to zero crossing of LCLKP, 80 MSPS, two-lane LVDS	0.61		ns	
t_h	Data hold time ⁽⁴⁾	Zero crossing of LCLKP to data becoming invalid, 80 MSPS, two-lane LVDS	0.74		ns	
t_p	Clock propagation delay	Input clock rising edge crossover to frame clock rising edge crossover, two-lane LVDS for $10 \leq f_s \leq 80 \text{ MSPS}$		$(11 / 12) \times t_s + t_d$	ns	
		Input clock rising edge crossover to frame clock rising edge crossover, one-lane LVDS for $10 \leq f_s \leq 65 \text{ MSPS}$		$(9 / 12) \times t_s + t_d$	ns	
t_d	Delay time		6.8	9	11.8	ns

(1) Timing parameters are ensured by design and characterization and are not tested in production.

(2) $C_{(LOAD)}$ is the effective external single-ended load capacitance between each output pin and ground.

(3) $R_{(LOAD)}$ is the differential load resistance between the LVDS output pair.

(4) Data valid refers to a logic high of 100 mV and a logic low of -100 mV.

Timing Requirements⁽¹⁾ (continued)

Typical values are at 25°C, $V_{(AVDD)} = 1.8$ V, $V_{(LVDD)} = 1.8$ V, sampling frequency = 80 MSPS, sine wave input clock, $C_{(LOAD)} = 5$ pF, and $R_{(LOAD)} = 100 \Omega$, unless otherwise noted. Minimum and maximum values are across the full temperature range of $T_{MIN} = -40^\circ\text{C}$ to $T_{MAX} = 105^\circ\text{C}$, $V_{(AVDD)} = 1.8$ V, and $V_{(LVDD)} = 1.7$ V to 1.9 V.

		MIN	NOM	MAX	UNIT
LVDS bit clock duty cycle	Differential clock duty cycle (LCLKP – LCLKM)		50		%
t_f	Data fall time	Rise time measured from -100 mV to 100 mV, 10 MSPS ≤ sampling frequency ≤ 80 MSPS		0.2	ns
t_r	Data rise time	Rise time measured from -100 mV to 100 mV, 10 MSPS ≤ sampling frequency ≤ 80 MSPS		0.2	ns
$t_{r(CLK)}$	Output clock rise time	Rise time measured from -100 mV to 100 mV, 10 MSPS ≤ sampling frequency ≤ 80 MSPS		0.18	ns
$t_{f(CLK)}$	Output clock fall time	Rise time measured from -100 mV to 100 mV, 10 MSPS ≤ sampling frequency ≤ 80 MSPS		0.18	ns

6.9 LVDS Timing at Different Sampling Frequencies (One-Lane Interface, 12x Serialization)

See [图 1](#) and [图 2](#).

		MIN	MAX	UNIT
t_h	LCLKP zero-crossing to data becoming invalid (both edges)	$f_{(SAMPLE)} = 40$ MSPS	0.75	ns
		$f_{(SAMPLE)} = 50$ MSPS	0.47	
		$f_{(SAMPLE)} = 65$ MSPS	0.25	
t_{su}	Data valid to LCLKP zero-crossing (both edges)	$f_{(SAMPLE)} = 40$ MSPS	0.62	ns
		$f_{(SAMPLE)} = 50$ MSPS	0.38	
		$f_{(SAMPLE)} = 65$ MSPS	0.19	

6.10 LVDS Timing at Different Sampling Frequencies (Two-Lane Interface, 6x Serialization)


See [图 1](#) and [图 2](#).

		MIN	MAX	UNIT
t_h	LCLKP zero-crossing to data becoming invalid (both edges)	$f_{(SAMPLE)} = 40$ MSPS	1.9	ns
		$f_{(SAMPLE)} = 50$ MSPS	1.55	
		$f_{(SAMPLE)} = 65$ MSPS	1.1	
t_{su}	Data valid to LCLKP zero-crossing (both edges)	$f_{(SAMPLE)} = 40$ MSPS	1.44	ns
		$f_{(SAMPLE)} = 50$ MSPS	1.02	
		$f_{(SAMPLE)} = 65$ MSPS	0.64	

6.11 Serial Interface Timing Requirements

See [图 3](#).

		MIN	MAX	UNIT
$f_{(SCLK)}$	SCLK frequency = 1 / t_{SCLK}	> DC		MHz
$t_{su(LOADS)}$	SEN to SCLK setup time	33		ns
$t_{su(LOADH)}$	SCLK to SEN hold time	33		ns
$t_{su(D)}$	SDATA setup time	33		ns
$t_{h(D)}$	SDATA hold time	33		ns



(1) With an external 100- Ω termination..

图 1. LVDS Output Voltage Levels









图 2. LVDS Mode Timing


图 3. Serial Interface Timing


6.12 Typical Characteristics

Typical values are at 25°C, $V_{(AVDD)} = 1.8$ V, $V_{(LVDD)} = 1.8$ V, 80-MSPS sampling clock frequency, 50% clock duty cycle, and -1-dBFS differential analog input, unless otherwise noted.


图 4. FFT for 5-MHz Input Signal

图 5. FFT for 15-MHz Input Signal

图 6. FFT for 65-MHz Input Signal

图 7. FFT For 5-MHz Input Signal


Typical Characteristics (接下页)

Typical values are at 25°C, $V_{(AVDD)} = 1.8$ V, $V_{(LVDD)} = 1.8$ V, 80-MSPS sampling clock frequency, 50% clock duty cycle, and -1-dBFS differential analog input, unless otherwise noted.



Typical Characteristics (接下页)

Typical values are at 25°C, $V_{(AVDD)} = 1.8$ V, $V_{(LVDD)} = 1.8$ V, 80-MSPS sampling clock frequency, 50% clock duty cycle, and –1-dBFS differential analog input, unless otherwise noted.



Typical Characteristics (接下页)

Typical values are at 25°C, $V_{(AVDD)} = 1.8$ V, $V_{(LVDD)} = 1.8$ V, 80-MSPS sampling clock frequency, 50% clock duty cycle, and -1-dBFS differential analog input, unless otherwise noted.




图 20. SFDR vs AVDD and Temperature




图 21. SNR vs DVDD and Temperature




图 22. SFDR vs DVDD and Temperature




图 23. SNR vs Temperature For Single-Ended Input




图 24. SFDR vs Temperature for Single-ended Input




图 25. Integral Nonlinearity

Typical Characteristics (接下页)

Typical values are at 25°C, $V_{(AVDD)} = 1.8$ V, $V_{(LVDD)} = 1.8$ V, 80-MSPS sampling clock frequency, 50% clock duty cycle, and -1-dBFS differential analog input, unless otherwise noted.




图 26. Differential Nonlinearity




图 27. CMRR vs Frequency




图 28. Filter Response (Decimate-by-2)




图 29. Filter Response (Decimate-by-4)




图 30. Digital High-Pass Filter Response





图 31. FFT for 5-MHz Input Signal
(Sample Rate = 80 MSPS With Decimation Filter = 2)


Typical Characteristics (接下页)

Typical values are at 25°C, $V_{(AVDD)} = 1.8$ V, $V_{(LVDD)} = 1.8$ V, 80-MSPS sampling clock frequency, 50% clock duty cycle, and -1-dBFS differential analog input, unless otherwise noted.



Typical Characteristics (接下页)

Typical values are at 25°C, $V_{(AVDD)} = 1.8$ V, $V_{(LVDD)} = 1.8$ V, 80-MSPS sampling clock frequency, 50% clock duty cycle, and –1-dBFS differential analog input, unless otherwise noted.



7 Detailed Description

7.1 Overview

The VSP5324-Q1 device is a high-performance, 12-bit, quad-channel, analog-to-digital converter (ADC) with sample rates up to 80 MSPS. The conversion process is initiated by a rising edge of the external input clock and when the analog input signal is sampled. The sampled signal is sequentially converted by a series of small resolution stages, with the outputs combined in a digital correction logic block. At every clock edge the sample propagates through the pipeline, resulting in a data latency of 11 clock cycles. The output is available as 12-bit data, in serial (low-voltage differential signaling) LVDS format, coded in either offset binary or binary twos complement format.

7.2 Functional Block Diagrams




图 40. Quad ADC, One-Lane Configuration

Functional Block Diagrams (接下页)




图 41. Quad ADC, Two-Lane Configuration

7.3 Feature Description

7.3.1 Analog Input

The analog input consists of a switched-capacitor-based differential sample-and-hold architecture, as shown in [图 42](#). This differential topology results in very good AC performance even for high-input frequencies at high sampling rates. The IN_x_{P} and IN_x_{M} pins must be externally biased around a common-mode voltage of 0.95 V, available on the VCM pin. For a full-scale differential input, each input pin (IN_x_{P} , IN_x_{M}) must swing symmetrically between $\text{VCM} + 0.5$ V and $\text{VCM} - 0.5$ V, resulting in a 2-V_{PP} differential input swing. The input sampling circuit has a high 3-dB bandwidth that extends up to 550 MHz (measured from the input pins to the sampled voltage).

Feature Description (接下页)




图 42. Analog Input Equivalent Circuit

7.3.1.1 Large- and Small-Signal Input Bandwidth

The analog input circuit small-signal bandwidth is high, approximately 550 MHz. When using an amplifier to drive the VSP5324-Q1 device, the total amplifier noise up to small-signal bandwidth must be considered. The device large-signal bandwidth depends on the input signal amplitude. The VSP5324-Q1 device supports 2-V_{PP} amplitude for input signal frequencies up to 80 MHz. For higher frequencies (greater than 80 MHz), the input signal amplitude must be decreased proportionally. For example, at 160 MHz, the device supports a maximum of 1-V_{PP} signal.

7.3.2 Digital Processing Block

The VSP5324-Q1 device integrates a set of commonly-used digital functions that can be used to ease system design such as test patterns and gain.

7.3.2.1 Digital Gain

The VSP5324-Q1 device includes programmable digital gain settings from 0 dB to 12 dB in 1-dB steps. The benefit of digital gain is to obtain improved SFDR performance. SFDR improvement is achieved at the expense of SNR; for each gain setting, SNR degrades by approximately 1 dB. Therefore, gain can be used to trade-off between SFDR and SNR.

For each gain setting, the analog input full-scale range support scales proportionally, as shown in 表 1. After reset, the device is in 0-dB gain mode. To use other gain settings, program the GAIN_CHx bits in registers 2Ah (see the [Register 2Ah \(offset = 2Ah\) \[reset = 0\]](#) section) and 2Bh (see the [Register 2Bh \(offset = 2Bh\) \[reset = 0\]](#) section).

表 1. Analog Input Full-Scale Range Across Gains

DIGITAL GAIN (dB)	FULL-SCALE (V _{PP})
0	2
1	1.78
2	1.59
3	1.42
4	1.26
5	1.12
6	1.00
7	0.89
8	0.80
9	0.71
10	0.63
11	0.56
12	0.50

7.3.2.2 ADC Input Polarity Inversion

Normally, the INx_P pin represents the positive analog input pin and INx_M represents the complementary negative input. Setting the INVERT_CH[4:1] bits listed in 表 2 (which provide individual control for each channel) causes the inputs to be swapped. INN now represents the positive input and INx_P represents the negative input.

表 2. Polarity Inversion

ADDRESS (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
24								X ⁽¹⁾	INVERT_CH4	X	INVERT_CH3	X	X	INVERT_CH2	X	INVERT_CH1

(1) X = don't care.

7.3.2.3 SYNC Function

The SYNC function can be used to synchronize the RAMP test patterns across channels. This function can be enabled using either the hardware pin (SYNC) or software register bits.

To enable the software sync, set the register bit, EN_SYNC. To use the SYNC pin, set the EN_SYNC and HARD_SYNC_TP register bits. Note that SYNC pin is disabled after reset.

7.3.2.4 Output Data Format

Two output data formats are supported: twos complement and offset binary. These modes can be selected using the BTC_MODE serial interface register bit.

For a positive overload, the D[11:0] output data bits are FFFh in offset binary output format and 7FFh in twos complement output format. For a negative input overload, the output code is 000h in offset binary output format and 800h in twos complement output format.

7.3.3 Serial LVDS Interface


The VSP5324-Q1 device offers several flexible output options which makes interfacing to an (application-specific integrated circuit) ASIC or an (field-programmable gate array) FPGA easy. Each option can be easily programmed using the serial interface. 表 3 lists a summary of all options. This table also lists the default values after power-up and reset and a detailed description of each option. The output interface options are one-lane and two-lane serialization, and are described in the [One-Lane, 12x Serialization with DDR Bit Clock and 1x Frame Clock](#) and [Two-Lane, 6x Serialization with DDR Bit Clock and 0.5x Frame Clock](#) sections, respectively.

表 3. Summary of Output Interface Options

FEATURE	OPTIONS	AVAILABLE IN		DEFAULT AFTER RESET	DESCRIPTION
		ONE-LANE	TWO-LANE		
Lane interface	One and two lanes	Yes	Yes	One-lane	One-lane: ADC data are sent serially over one pair of LVDS pins Two-lane: ADC data are split and sent serially over two pairs of LVDS pins
Serialization factor	12x	Yes	No	12x	—
DDR bit clock frequency	6x	Yes	No	6x	—
	3x	No	Yes	—	Only with two-lane interface
Frame clock frequency	1x sample rate	Yes	No	1x	—
	1/2x sample rate	No	Yes	—	Only with two-lane interface
Bit sequence	Byte-wise	No	Yes	Byte-wise	These options are available only with two-lane interface. Byte wise: ADC data are split into upper and lower bytes that are output on separate lanes.
	Bit-wise	No	Yes	Byte-wise	Bit wise: ADC data are split into even and odd bits that are output on separate lanes.
	Word-wise	No	Yes	Byte-wise	Word wise: Successive ADC data samples are sent over separate lanes.

7.3.3.1 One-Lane, 12x Serialization with DDR Bit Clock and 1x Frame Clock

The 12-bit ADC data are serialized and output over one LVDS pair per channel along with a 6x bit clock and 1x frame clock, as shown in 图 43. The output data rate is 12x sample rate and is therefore suited for low sample rates (typically up to 50 MSPS).




(1) Upper number is the data bit in MSB-first mode. Lower number in parenthesis is the data bit in LSB-first mode.

图 43. LVDS Output Interface, One-Lane, 12x Serialization

7.3.3.2 Two-Lane, 6x Serialization with DDR Bit Clock and 0.5x Frame Clock

In the two-lane serialization option, the 12-bit ADC data are serialized and output over two LVDS pairs per channel. The output data rate is a 6x sample rate with a 3x bit clock and a 1x frame clock.


Compared to the one-line scenario, the two-line output data rate is half the amount. This difference allows the device to be used up to the maximum sampling rate. Two-lane serialization is available in bit-, byte-, and word-wise modes. [图 44](#) shows the bit- and byte-wise modes and [图 45](#) shows the word-wise mode.



(1) The upper number is the data bit in MSB-first mode. The lower number in parenthesis is the data bit in LSB-first mode.

(2) The unshaded cells indicate sample N data. The shaded cells indicate sample N + 1 data.

图 44. LVDS Output Interface, Two-Lane, 6x Serialization, Byte-Wise and Bit-Wise Modes



(1) The upper number is the data bit in MSB-first mode. The lower number in parenthesis is the data bit in LSB-first mode.

(2) The unshaded cells indicate sample N data. The shaded cells indicate sample N + 1 data.

图 45. LVDS Output Interface, Two-Lane, 6x Serialization, Word-Wise Mode

7.3.4 Bit Clock Programmability

The VSP5324-Q1 output interface is normally a DDR interface with the LCLK rising and falling edge transitions in the middle of alternate data windows. 图 46 shows this default phase.





图 46. LCLK Default Phase (PHASE_DDR[1:0] = 10)

The LCLK phase can be programmed relative to the output frame clock and data using the PHASE_DDR[1:0] bits in 表 4. 图 47 shows the LCLK phase modes.


表 4. Clock Programmability

ADDRESS (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
42	EN_REF_VCM0	X ⁽¹⁾	X	X	X	X	X	X	X	PHASE_DDR[1:0]	X	EN_REF_VCM1	X	X	X	


(1) X = don't care.




a) PHASE_DDR[1:0] = 00



b) PHASE_DDR[1:0] = 10



c) PHASE_DDR[1:0] = 01



d) PHASE_DDR[1:0] = 11

图 47. LCLK Phase Programmability Modes

7.3.5 LVDS Output Data and Clock Buffers

图 48 显示了每个 LVDS 输出缓冲器的等效电路。复位后，缓冲器呈现 100-Ω 输出阻抗以匹配外部 100-Ω 终端。

The V_{ID} 电压是名义上 350 mV，导致 ±350 mV 的输出摆幅与 100-Ω 外部终端一起工作。缓冲器输出阻抗的行为与源侧串联终端相同。通过吸收接收端的反射，缓冲器有助于改善信号完整性。




图 48. LVDS Buffer Equivalent Circuit

7.4 Device Functional Modes

7.4.1 External Reference Mode Of Operation

The VSP5324-Q1 device supports an external reference mode of operation either by:

- Forcing the reference voltages on the REFT and REFB pins, or by
- Applying the reference voltage on the VCM pin.

This mode can be used to operate multiple VSP5324-Q1 chips with the same (externally applied) reference voltage.

7.4.1.1 Using the REF Pins

For normal operation, the device requires two reference voltages, REFT and REFB. By default, the device generates these two voltages internally. To enable the external reference mode, set the register bits as listed in 表 5. This procedure powers down the internal reference amplifier and the two reference voltages can be forced directly on the REFT and REFB pins as ($V_{(REFT)} = 1.45 \text{ V} \pm 50 \text{ mV}$) and ($V_{(REFB)} = 0.45 \text{ V} \pm 50 \text{ mV}$)。

Use to calculate the relationship between the ADC full-scale input voltage (V_{FS}) and the applied reference voltages.

$$V_{FS} = 2 \times (V_{(REFT)} - V_{(REFB)}) \quad (1)$$

Device Functional Modes (接下页)

7.4.1.2 Using the VCM Pin

In this mode, an external reference voltage (VREFIN) can be applied to the VCM pin. Use [公式 2](#) to calculate the relationship between the ADC full-scale input voltage and VREFIN.

$$V_{FS} = 2 \times VREFIN \quad (2)$$

To enable this mode, set the register bits as listed in [表 5](#). This action changes the function of the VCM pin to an external reference input pin. The voltage applied on VCM must be $1.5\text{ V} \pm 50\text{ mV}$.

表 5. External Reference Function

FUNCTION	EN_HIGH_ADDRS	EN_EXT_REF	EXT_REF_VCM
External reference using the REFT and REFB pins	1	1	00
External reference using the VCM pin	1	1	11

7.5 Programming

7.5.1 Serial Interface

The VSP5324-Q1 device has a set of internal registers that can be accessed by the serial interface formed by the CS (serial interface enable), SCLK (serial interface clock), and SDATA (serial interface data) pins. When CS is low the following occurs:

- The serial shift of bits into the device is enabled.
- Serial data (on the SDATA pin) are latched at every SCLK rising edge.
- The serial data are loaded into the register at every 24th SCLK rising edge.

If the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples of 24-bit words within a single active CS pulse.

The first eight bits form the register address and the remaining 16 bits form the register data. The interface can function with SCLK frequencies from 15 MHz down to very low speeds (of few Hertz) and also with a non-50% SCLK duty cycle.

7.5.2 Register Initialization

After power-up, the internal registers must be initialized to the default values. This reset can be accomplished in one of two ways:

1. A hardware reset is applied by a low-going pulse on the [RESET](#) pin (widths greater than 10 ns), as shown in [图 3](#) and [Serial Interface Timing Requirements](#).
2. A software reset is applied by using the serial interface and setting the RST bit (register 00h, bit D0) high. This setting initializes the internal registers to default values and then self-resets the RST bit low. In this case, the [RESET](#) pin is kept high (inactive).

See the [Serial Interface Timing Requirements](#) section and [图 3](#) for timing information.

7.5.3 Serial Register Readout



The device includes a mode where the contents of the internal registers can be readback on the SDOUT pin, as shown in [图 49](#). This mode can be useful as a diagnostic check to verify the serial interface communication between the external controller and ADC.

By default, after power-up and device reset, the SDOUT pin is high-impedance. When readout mode is enabled using the READOUT register bit, the SDOUT pin outputs the contents of the selected register serially in the following sequence:

1. The READOUT register bit must be set to 1 in order for the device to enter readout mode. This setting disables any further writes into the internal registers, except for the register at address 01h. Note that the READOUT bit is also located in this register. The device can exit readout mode by writing the READOUT bit to 0. Only the register contents of address 01h are unable to be read in register readout mode.
2. The read cycle is initiated by clocking the register address A[7:0] on the SDIN pin.

Programming (接下页)

3. The device serially outputs the contents (D[15:0]) of the selected register on the SDOUT pin.
4. The external controller latches the contents at the SCLK rising edge.
5. The READOUT register bit is set to 0 to exit serial readout mode, which enables all registers of the device to be written to. At this point, the SDOUT pin enters a high-impedance state.



b) Read contents of register 0Fh. This register is initialized with 0200h (previously, the device was in global power down).

图 49. Serial Readout Timing

After reset, the device default states include the following:

- The device is in normal operation mode with 12x serialization enabled for all channels.
- Output interface is one-lane, 12x serialization with a 6x bit clock and a 1x frame clock frequency.
- Data format is LSB-first and offset binary.
- Serial readout is disabled.
- The \overline{PD} pin is configured as a global power-down pin.
- Digital gain is set to 0 dB.

7.6 Register Maps

表 6. Serial Register Memory Map

ADDRESS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
00	X ⁽¹⁾	X	X	X	X	X	X	X	X	X	X	X	X	X	X	RST
01	X	X	X	X	X	X	X	X	X	X	X	EN_HIGH_ADDRS	X	X	X	READOUT
02	X	X	EN_SYNC	X	X	X	X	X	X	X	X	X	X	X	X	X
RAMP_PAT_RESET_VAL																
0F	X	X	X	X	X	PDN_PIN_CFG	PDN_COMPLETE	PDN_PARTIAL	PDN_CH4	X	PDN_CH3	X	PDN_CH2	X	PDN_CH1	X
14	X	X	X	X	X	X	X	X	LFNS_CH4	X	LFNS_CH3	X	X	LFNS_CH2	X	LFNS_CH1
1C	X	EN_FRAME_PAT	ADCLKOUT[11:0]												X	X
23	PRBS_SEED[15:0]															
24	PRBS_SEED[22:16]							X	INVERT_CH4	X	INVERT_CH3	X	X	INVERT_CH2	X	INVERT_CH1
25	HARD_SYNC_TP	PRBS_SEED_FROM_REG	X	PRBS_TP_EN	X	X	X	TP_SOFT_SYNC	X	EN_RAMP	DUAL_CUSTOM_PAT	SINGLE_CUSTOM_PAT	BITS_CUSTOM2[13:12]		BITS_CUSTOM1[13:12]	
26	BITS_CUSTOM1[9:0]										X	X	X	X	X	X
27	BITS_CUSTOM2[9:0]										X	X	X	X	X	X
28	EN_BIT_ORDER	X	X	X	X	X	X	BIT_WISE	EN_WORDWISE_BY_CH[7:0]							
29	X	X	X	X	X	X	X	X	X	X	X	X	X	GLOBAL_EN_FILTER	X	
2A	X	X	X	X	GAIN_CH2[3:0]				X	X	X	X	GAIN_CH1[3:0]			
2B	X	X	X	X	GAIN_CH3[3:0]				X	X	X	X	GAIN_CH4[3:0]			
2E	X	HPF_EN_CH1	HPF_CORNER_CH1[3:0]				FILTER1_COEFF_SET[2:0]			FILTER1_RATE[2:0]			X	ODD_TAP1	X	USE_FILTER1
30	X	HPF_EN_CH2	HPF_CORNER_CH2[3:0]				FILTER2_COEFF_SET[2:0]			FILTER2_RATE[2:0]			X	ODD_TAP2	X	USE_FILTER2
33	X	HPF_EN_CH3	HPF_CORNER_CH3[3:0]				FILTER3_COEFF_SET[2:0]			FILTER3_RATE[2:0]			X	ODD_TAP3	X	USE_FILTER3
35	X	HPF_EN_CH4	HPF_CORNER_CH4[3:0]				FILTER4_COEFF_SET[2:0]			FILTER4_RATE[2:0]			X	ODD_TAP4	X	USE_FILTER4
38	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	DATA_RATE[1:0]

(1) X = don't care.

Register Maps (接下页)

表 6. Serial Register Memory Map (接下页)

ADDRESS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
42	EN_REF_VCM0	X	X	X	X	X	X	X	X	PHASE_DDR[1:0]	X	EN_REF_VCM1	X	X	X	
45	X	X	X	X	X	X	X	X	X	X	X	X	X	PAT_SYNC	PAT_DESKEW	
46	ENABLE 46	X	FALL_SDR	X	EN_16BIT	EN_14BIT	EN_12BIT	X	X	X	X	EN_SDR	MSB_FIRST	BTC_MODE	X	EN_2LANE
50	ENABLE 50	X	X	X	X	X	X	X		MAP_CH12_TO_OUT1B[3:0]				MAP_CH12_TO_OUT1A[3:0]		
51	ENABLE 51	X	X	X		MAP_CH12_TO_OUT2B[3:0]				MAP_CH12_TO_OUT2A[3:0]		X	X	X	X	
53	ENABLE 53	X	X	X		MAP_CH34_TO_OUT3B[3:0]			X	X	X	X	X	X	X	
54	ENABLE 54	X	X	X	X	X	X	X	X	X	X	X		MAP_CH34_TO_OUT3A[3:0]		
55	ENABLE 55	X	X	X	X	X	X	X		MAP_CH34_TO_OUT4A[3:0]			MAP_CH34_TO_OUT4B[3:0]			
F0	EN_EXT_REF	X	X	X	X	X	X	X	X	X	X	X	X	X	X	

7.6.1 Serial Registers

7.6.1.1 Register 00h (offset = 00h) [reset = 0]

This is a general register.

图 50. Register 00h

D15	D14	D13	D12	D11	D10	D9	D8
			X				
				W-0			
D7	D6	D5	D4	D3	D2	D1	D0
			X				RST
				W-0			W-0

表 7. Register 00h Field Descriptions

Bit	Field	Type	Reset	Description
D15-D1	X	W	0	Don't care bits
D0	RST	W	0	Reset 0 = Normal operation (default) 1 = Self-clearing software reset (after reset, this bit is set to 0)

7.6.1.2 Register 01h (offset = 01h) [reset = 0]

This is a general register.

图 51. Register 01h

D15	D14	D13	D12	D11	D10	D9	D8
			X				
				W-0			
D7	D6	D5	D4	D3	D2	D1	D0
		X	EN_HIGH_ADDRS		X		READOUT
				W-0		W-0	W-0

表 8. Register 01h Field Descriptions

Bit	Field	Type	Reset	Description
D15-D5	X	W	0	Don't care bits
D4	EN_HIGH_ADDRS	W	0	Register F0h access 0 = Disables access to register F0h (default) 1 = Enables access to register F0h
D3-D1	X	W	0	Don't care bits
D0	READOUT	W	0	Register mode readout 0 = Normal operation (default) 1 = Register mode readout

7.6.1.3 Register 02h (offset = 02h) [reset = 0]

This is a general register.

图 52. Register 02h

D15	D14	D13	D12	D11	D10	D9	D8
X		EN_SYNC			X		
R/W-0		R/W-0			R/W-0		
D7	D6	D5	D4	D3	D2	D1	D0
			X				
			R/W-0				

表 9. Register 02h Field Descriptions

Bit	Field	Type	Reset	Description
D15-D14	X	R/W	0	Don't care bits
D13	EN_SYNC	R/W	0	SYNC enable ⁽¹⁾ 0 = Normal operation; SYNC feature disabled (default) 1 = SYNC feature enabled to synchronize test patterns
D12-D0	X	R/W	0	Don't care bits

- (1) This bit must be set to 1 when the software or hardware SYNC feature is used; see bits D15 and D8 in the [Register 25h \(offset = 25h\) \[reset = 0\]](#) section.

7.6.1.4 Register 0Ah (offset = 0Ah) [reset = 0]

This is a general register.

图 53. Register 0Ah

D15	D14	D13	D12	D11	D10	D9	D8
			RAMP_PAT_RESET_VAL				
			R/W-0				
D7	D6	D5	D4	D3	D2	D1	D0
			RAMP_PAT_RESET_VAL				
			R/W-0				

表 10. Register 0Ah Field Descriptions

Bit	Field	Type	Reset	Description
D15-D0	RAMP_PAT_RESET_VAL	R/W	0	These bits determine the initial value of the ramp pattern after reset.

7.6.1.5 Register 0Fh (offset = 0Fh) [reset = 0]

This is a power-down mode register. All bits default to 0 after reset.

图 54. Register 0Fh

D15	D14	D13	D12	D11	D10	D9	D8
		X			PDN_PIN_CFG	PDN_COMPLETE	PDN_PARTIAL
		R/W-0			R/W-0	R/W-0	R/W-0
D7	D6	D5	D4	D3	D2	D1	D0
PDN_CH4	X	PDN_CH3		X	PDN_CH2	X	PDN_CH1
R/W-0	R/W-0	R/W-0		R/W-0	R/W-0	R/W-0	R/W-0

表 11. Register 0Fh Field Descriptions

Bit	Field	Type	Reset	Description
D15-D11	X	R/W	0	Don't care bits
D10	PDN_PIN_CFG	R/W	0	PD pin configuration 0 = PD pin configured for complete power-down mode 1 = PD pin configured for partial power-down mode
D9	PDN_COMPLETE	R/W	0	Complete power-down 0 = Normal operation 1 = Register mode for complete power-down (slower recovery)
D8	PDN_PARTIAL	R/W	0	Partial power-down 0 = Normal operation 1 = Partial power-down mode (fast recovery from power-down)
D7	PDN_CH4	R/W	0	ADC power-down mode for channel 4 0 = Normal operation 1 = Partial power-down mode (fast recovery from power-down)
D6	X	R/W	0	Don't care bit
D5	PDN_CH3	R/W	0	ADC power-down mode for channel 3 0 = Normal operation 1 = ADC power-down mode for channel 3
D4-D3	X	R/W	0	Don't care bits
D2	PDN_CH2	R/W	0	ADC power-down mode for channel 2 0 = Normal operation 1 = ADC power-down mode for channel 2
D1	X	R/W	0	Don't care bit
D0	PDN_CH1	R/W	0	ADC power-down mode for channel 1 0 = Normal operation 1 = ADC power-down mode for channel 1

7.6.1.6 Register 14h (offset = 14h) [reset = 0]

This is a general register.

图 55. Register 14h

D15	D14	D13	D12	D11	D10	D9	D8
			X				
			R/W-0				
D7	D6	D5	D4	D3	D2	D1	D0
LFNS_CH4	X	LFNS_CH3		X	LFNS_CH2	X	LFNS_CH1
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

表 12. Register 14h Field Descriptions

Bit	Field	Type	Reset	Description
D15-D8	X	R/W	0	Don't care bits
D7	LFNS_CH4	R/W	0	Noise-suppression mode selection for channel 4 0 = LFNS disabled (default) 1 = Low-frequency noise-suppression mode enable for channel 4
D6	X	R/W	0	Don't care bit
D5	LFNS_CH3	R/W	0	Noise-suppression mode selection for channel 3 0 = LFNS disabled (default) 1 = Low-frequency noise-suppression mode enable for channel 3
D4-D3	X	R/W	0	Don't care bits
D2	LFNS_CH2	R/W	0	Noise-suppression mode selection for channel 2 0 = LFNS disabled (default) 1 = Low-frequency noise-suppression mode enable for channel 2
D1	X	R/W	0	Don't care bit
D0	LFNS_CH1	R/W	0	Noise-suppression mode selection for channel 1 0 = LFNS disabled (default) 1 = Low-frequency noise-suppression mode enable for channel 1

7.6.1.7 Register 1Ch (offset = 1Ch) [reset = 0]

This is a test pattern register. All bits default to 0 after reset.

图 56. Register 1Ch

D15	D14	D13	D12	D11	D10	D9	D8
X	EN_FRAME_PAT			ADCLKOUT[11:0]			
R/W-0	R/W-0			R/W-0			
D7	D6	D5	D4	D3	D2	D1	D0
		ADCLKOUT[11:0]				X	
		R/W-0					R/W-0

表 13. Register 1Ch Field Descriptions

Bit	Field	Type	Reset	Description
D15	X	R/W	0	Don't care bit
D14	EN_FRAME_PAT	R/W	0	Frame pattern enable 0 = Normal frame clock operation 1 = Enables the output frame clock to be programmed through a pattern
D13-D2	ADCLKOUT[11:0]	R/W	0	ADCLK pin frame clock pattern These bits determine the 12-bit pattern for the frame clock on the ADCLKP and ADCLKN pins.
D1-D0	X	R/W	0	Don't care bits

7.6.1.8 Register 23h (offset = 23h) [reset = 0]

This is a test pattern register.

图 57. Register 23h

D15	D14	D13	D12	D11	D10	D9	D8
			PRBS_SEED[15:0]				
			R/W-0				
D7	D6	D5	D4	D3	D2	D1	D0
		PRBS_SEED[15:0]					
		R/W-0					

表 14. Register 23h Field Descriptions

Bit	Field	Type	Reset	Description
D15-D0	PRBS_SEED[15:0]	R/W	0	PRBS pattern seed value, lower bits These bits determine the PRBS pattern starting seed value of the lower 16 bits. (Default = 0)

7.6.1.9 Register 24h (offset = 24h) [reset = 0]

This is a test pattern register. All bits default to 0 after reset.

图 58. Register 24h

D15	D14	D13	D12	D11	D10	D9	D8
PRBS_SEED[22:16]							X
R/W-0							R/W-0
D7	D6	D5	D4	D3	D2	D1	D0
INVERT_CH4	X	INVERT_CH3		X	INVERT_CH2	X	INVERT_CH1
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

表 15. Register 24h Field Descriptions

Bit	Field	Type	Reset	Description
D15-D9	PRBS_SEED[22:16]	R/W	0	PRBS pattern seed value, upper bits These bits determine the PRBS pattern starting seed value of the upper seven bits.
D8	X	R/W	0	Don't care bit
D7	INVERT_CH4	R/W	0	Analog input pin polarity for channel 4 0 = Normal configuration (default) 1 = Electrically swaps the analog input pin polarity for channel 4
D6	X	R/W	0	Don't care bit
D5	INVERT_CH3	R/W	0	Analog input pin polarity for channel 3 0 = Normal configuration (default) 1 = Electrically swaps the analog input pin polarity for channel 3
D4-D3	X	R/W	0	Don't care bits
D2	INVERT_CH2	R/W	0	Analog input pin polarity for channel 2 0 = Normal configuration (default) 1 = Electrically swaps the analog input pin polarity for channel 2
D1	X	R/W	0	Don't care bit
D0	INVERT_CH1	R/W	0	Analog input pin polarity for channel 1 0 = Normal configuration (default) 1 = Electrically swaps the analog input pin polarity for channel 1

7.6.1.10 Register 25h (offset = 25h) [reset = 0]

This is a test pattern register. All bits default to 0 after reset.

图 59. Register 25h

D15	D14	D13	D12	D11	D10	D9	D8
HARD_SYNC_TP	PRBS_SEED_FROM_REG	PRBS_MODE_2	PRBS_TP_EN		X		TP_SOFT_SYNC
R/W-0	R/W-0	R/W-0	R/W-0		R/W-0		R/W-0
D7	D6	D5	D4	D3	D2	D1	D0
X	EN_RAMP	DUAL_CUSTOM_PAT	SINGLE_CUSTOM_PAT	BITS_CUSTOM2[13:12]	BITS_CUSTOM1[13:12]		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		R/W-0

表 16. Register 25h Field Descriptions

Bit	Field	Type	Reset	Description
D15	HARD_SYNC_TP	R/W	0	Sync test pattern selection 0 = Inactive 1 = External SYNC feature enabled for syncing test patterns
D14	PRBS_SEED_FROM_REG	R/W	0	PRBS seed selection 0 = Disabled 1 = Selection of PRBS seed from registers 23h and 24h enabled
D13	PRBS_MODE_2	R/W	0	PRBS mode selection This bit sets the PRBS mode of the 9-bit LFSR (the 23-bit LFSR is default).
D12	PRBS_TP_EN	R/W	0	PRBS test pattern selection 0 = PRBS test pattern disabled 1 = PRBS test pattern enable bit
D11-D9	X	R/W	0	Don't care bits
D8	TP_SOFT_SYNC	R/W	0	Test pattern software sync 0 = No sync 1 = Software sync bit for test patterns on all eight channels
D7	X	R/W	0	Don't care bit
D6	EN_RAMP	R/W	0	Ramp pattern enable 0 = Normal operation 1 = Enables a repeating full-scale ramp pattern on the outputs. Ensure that bits D4 and D5 are 0.
D5	DUAL_CUSTOM_PAT	R/W	0	Output toggles between two codes 0 = Normal operation 1 = Enables mode where the output toggles between two defined codes. Ensure that bits D4 and D6 are 0.
D4	SINGLE_CUSTOM_PAT	R/W	0	Output is defined code 0 = Normal operation 1 = Enables mode where the output is a constant specified code. Ensure that bits D5 and D6 are 0.
D3-D2	BITS_CUSTOM2[13:12]	R/W	0	MSB selection for dual patterns These bits determine two MSBs for the second code of the dual custom patterns.

表 16. Register 25h Field Descriptions (接下页)

Bit	Field	Type	Reset	Description
D1-D0	BITS_CUSTOM1[13:12]	R/W	0	MSB selection for single patterns These bits define two MSBs for the single custom pattern (and for the first code of the dual custom patterns).

7.6.1.11 Register 26h (offset = 26h) [reset = 0]

This is a test pattern register.

图 60. Register 26h

D15	D14	D13	D12	D11	D10	D9	D8
BITS_CUSTOM1[9:0]							
R/W-0							
D7	D6	D5	D4	D3	D2	D1	D0
BITS_CUSTOM1[9:0]		X					
R/W-0							

表 17. Register 26h Field Descriptions

Bit	Field	Type	Reset	Description
D15-D6	BITS_CUSTOM1[9:0]	R/W	0	Lower single custom pattern bits These bits determine the 10 lower bits for the single custom pattern (and the first code of the dual custom pattern).
D5-D0	X	R/W	0	Don't care bits

7.6.1.12 Register 27h (offset = 27h) [reset = 0]

This is a test pattern register.

图 61. Register 27h

D15	D14	D13	D12	D11	D10	D9	D8
BITS_CUSTOM2[9:0]							
R/W-0							
D7	D6	D5	D4	D3	D2	D1	D0
BITS_CUSTOM2[9:0]		X					
R/W-0							

表 18. Register 27h Field Descriptions

Bit	Field	Type	Reset	Description
D15-D6	BITS_CUSTOM2[9:0]	R/W	0	Lower dual custom pattern bits These bits determine the 10 lower bits for the second code of the dual custom pattern.
D5-D0	X	R/W	0	Don't care bits

7.6.1.13 Register 28h (offset = 28h) [reset = 0]

This is an output interface mode register. All bits default to 0 after reset.

图 62. Register 28h

D15	D14	D13	D12	D11	D10	D9	D8
EN_BITORDER			X				BIT_WISE
R/W-0			R/W-0				R/W-0
D7	D6	D5	D4	D3	D2	D1	D0
			EN_WORDWISE_BY_CH[7:0]				
			R/W-0				

表 19. Register 28h Field Descriptions

Bit	Field	Type	Reset	Description
D15	EN_BITORDER	R/W	0	Bit order enable ⁽¹⁾ This bit enables the bit order output in two-lane mode. 0 = Byte-wise 1 = Word-wise
D14-D9	X	R/W	0	Don't care bit
D8	BIT_WISE	R/W	0	Bit- or byte-wise selection This bit selects between byte-wise and bit-wise format. 0 = Byte-wise, the upper bits come are on one lane and the lower bits are on other lane 1 = Bit-wise, the odd bits come out on one lane and the even bits come out on other lane
D7-D0	EN_WORDWISE_BY_CH[7:0]	R/W	0	Word-wise enable with channels 7 to 0 0 = Data comes out in two-lane mode with the upper set of bits on one channel and the lower set of bits on the other channel 1 = Output format is one sample on one LVDS lane with the next sample on the other LVDS lane

(1) This bit must set 1 to enable bits D[8:0].

7.6.1.14 Register 29h (offset = 29h) [reset = 0]

This is a digital filter mode register. All bits default to 0 after reset.

图 63. Register 29h

D15	D14	D13	D12	D11	D10	D9	D8
			X				
			R/W-0				
D7	D6	D5	D4	D3	D2	D1	D0
			X			GLOBAL_EN_FILTER	X
			R/W-0			R/W-0	R/W-0

表 20. Register 29h Field Descriptions

Bit	Field	Type	Reset	Description
D15-D2	X	R/W	0	Don't care bits
D1	GLOBAL_EN_FILTER	R/W	0	Filter block enable 0 = Inactive 1 = Global control filter blocks enabled
D0	X	R/W	0	Don't care bit

7.6.1.15 Register 2Ah (offset = 2Ah) [reset = 0]

This is a digital gain mode register. All bits default to 0 after reset.

图 64. Register 2Ah

D15	D14	D13	D12	D11	D10	D9	D8
X	GAIN_CH2[3:0]						
R/W-0							R/W-0
D7	D6	D5	D4	D3	D2	D1	D0
X	GAIN_CH1[3:0]						
R/W-0							R/W-0

表 21. Register 2Ah Field Descriptions

Bit	Field	Type	Reset	Description
D15-D12	X	R/W	0	Don't care bits
D11-D8	GAIN_CH2[3:0]	R/W	0	Channel 2 gain These bits set the programmable gain of channel 2
D7-D4	X	R/W	0	Don't care bits
D3-D0	GAIN_CH3[3:0]	R/W	0	Channel 1 gain These bits set the programmable gain of channel 1

7.6.1.16 Register 2Bh (offset = 2Bh) [reset = 0]

This is a digital gain mode register. All bits default to 0 after reset.

图 65. Register 2Bh

D15	D14	D13	D12	D11	D10	D9	D8
X	GAIN_CH3[3:0]						
R/W-0							R/W-0
D7	D6	D5	D4	D3	D2	D1	D0
X	GAIN_CH4[3:0]						
R/W-0							R/W-0

表 22. Register 2Bh Field Descriptions

Bit	Field	Type	Reset	Description
D15-D12	X	R/W	0	Don't care bits
D11-D8	GAIN_CH3[3:0]	R/W	0	Channel 3 gain These bits set the programmable gain of channel 3
D7-D4	X	R/W	0	Don't care bits
D3-D0	GAIN_CH4[3:0]	R/W	0	Channel 4 gain These bits set the programmable gain of channel 4

7.6.1.17 Register 2Eh (offset = 2Eh) [reset = 0]

This is a digital filter mode register. All bits default to 0 after reset.

图 66. Register 2Eh

D15	D14	D13	D12	D11	D10	D9	D8
X	HPF_EN_CH1		HPF_CORNER_CH1[3:0]		FILTER1_COEFF_SET[2:0]		
R/W-0	R/W-0		R/W-0		R/W-0		
D7	D6	D5	D4	D3	D2	D1	D0
FILTER1_COE FF_SET[2:0]		FILTER1_RATE[2:0]		X	ODD_TAP1	X	USE_FILTER1
R/W-0		R/W-0		R/W-0	R/W-0	R/W-0	R/W-0

表 23. Register 2Eh Field Descriptions

Bit	Field	Type	Reset	Description
D15	X	R/W	0	Don't care bit
D14	HPF_EN_CH1	R/W	0	Channel 1 HPF filter enable 0 = Disabled 1 = HPF filter enable for channel 1
D13-D10	HPF_CORNER_CH1[3:0]	R/W	0	HPF corner for channel 1 These bits set the HPF corner in values from 2k to 10k.
D9-D7	FILTER1_COEFF_SET[2:0]	R/W	0	Filter 1 coefficient set These bits select the stored coefficient set for filter 1.
D6-D4	FILTER1_RATE[2:0]	R/W	0	Filter 1 decimation factor These bits set the decimation factor for filter 2.
D3	X	R/W	0	Don't care bit
D2	ODD_TAP1	R/W	0	Filter 1 odd tap This bit uses odd tap filter 1.
D1	X	R/W	0	Don't care bit
D0	USE_FILTER1	R/W	0	Channel 1 filter 0 = Disabled 1 = Enables filter for channel 1

7.6.1.18 Register 30h (offset = 30h) [reset = 0]

This is a digital filter mode register. All bits default to 0 after reset.

图 67. Register 30h

D15	D14	D13	D12	D11	D10	D9	D8
X	HPF_EN_CH2		HPF_CORNER_CH2[3:0]		FILTER2_COEFF_SET[2:0]		
R/W-0	R/W-0		R/W-0		R/W-0		
D7	D6	D5	D4	D3	D2	D1	D0
FILTER2_COE FF_SET[2:0]		FILTER2_RATE[2:0]		X	ODD_TAP2	X	USE_FILTER2
R/W-0		R/W-0		R/W-0	R/W-0	R/W-0	R/W-0

表 24. Register 30h Field Descriptions

Bit	Field	Type	Reset	Description
D15	X	R/W	0	Don't care bit
D14	HPF_EN_CH2	R/W	0	Channel 2 HPF filter enable 0 = Disabled 1 = HPF filter enable for channel 2
D13-D10	HPF_CORNER_CH2[3:0]	R/W	0	HPF corner for channel 2 These bits set the HPF corner in values from 2k to 10k.
D9-D7	FILTER2_COEFF_SET[2:0]	R/W	0	Filter 2 coefficient set These bits select the stored coefficient set for filter 2.
D6-D4	FILTER2_RATE[2:0]	R/W	0	Filter 2 decimation factor These bits set the decimation factor for filter 2.
D3	X	R/W	0	Don't care bit
D2	ODD_TAP2	R/W	0	Filter 2 odd tap This bit uses odd tap filter 2.
D1	X	R/W	0	Don't care bit
D0	USE_FILTER2	R/W	0	Channel 2 filter 0 = Disabled 1 = Enables filter for channel 2

7.6.1.19 Register 33h (offset = 33h) [reset = 0]

This is a digital filter mode register. All bits default to 0 after reset.

图 68. Register 33h

D15	D14	D13	D12	D11	D10	D9	D8
X	HPF_EN_CH3		HPF_CORNER_CH3[3:0]		FILTER3_COEFF_SET[2:0]		
R/W-0	R/W-0		R/W-0		R/W-0		
D7	D6	D5	D4	D3	D2	D1	D0
FILTER3_COE FF_SET[2:0]		FILTER3_RATE[2:0]		X	ODD_TAP3		USE_FILTER3
R/W-0		R/W-0		R/W-0	R/W-0		R/W-0

表 25. Register 33h Field Descriptions

Bit	Field	Type	Reset	Description
D15	X	R/W	0	Don't care bit
D14	HPF_EN_CH3	R/W	0	Channel 3 HPF filter enable 0 = Disabled 1 = HPF filter enable for channel 3
D13-D10	HPF_CORNER_CH3[3:0]	R/W	0	HPF corner for channel 3 These bits set the HPF corner in values from 2k to 10k.
D9-D7	FILTER3_COEFF_SET[2:0]	R/W	0	Filter 3 coefficient set These bits select the stored coefficient set for filter 3.
D6-D4	FILTER3_RATE[2:0]	R/W	0	Filter 3 decimation factor These bits set the decimation factor for filter 3.
D3	X	R/W	0	Don't care bit
D2	ODD_TAP3	R/W	0	Filter 3 odd tap This bit uses odd tap filter 3.
D1	X	R/W	0	Don't care bit
D0	USE_FILTER3	R/W	0	Channel 3 filter 0 = Disabled 1 = Enables filter for channel 3

7.6.1.20 Register 35h (offset = 35h) [reset = 0]

This is a digital filter mode register. All bits default to 0 after reset.

图 69. Register 35h

D15	D14	D13	D12	D11	D10	D9	D8
X	HPF_EN_CH4			HPF_CORNER_CH4[3:0]		FILTER4_COEFF_SET[2:0]	
R/W-0	R/W-0			R/W-0		R/W-0	
D7	D6	D5	D4	D3	D2	D1	D0
FILTER4_COE FF_SET[2:0]		FILTER4_RATE[2:0]		X	ODD_TAP4	X	USE_FILTER4
R/W-0		R/W-0		R/W-0	R/W-0	R/W-0	R/W-0

表 26. Register 35h Field Descriptions

Bit	Field	Type	Reset	Description
D15	X	R/W	0	Don't care bit
D14	HPF_EN_CH4	R/W	0	Channel 4 HPF filter enable 0 = Disabled 1 = HPF filter enable for channel 4
D13-D10	HPF_CORNER_CH4[3:0]	R/W	0	HPF corner for channel 4 These bits set the HPF corner in values from 2k to 10k.
D9-D7	FILTER4_COEFF_SET[2:0]	R/W	0	Filter 4 coefficient set These bits select the stored coefficient set for filter 4.
D6-D4	FILTER4_RATE[2:0]	R/W	0	Filter 4 decimation factor These bits set the decimation factor for filter 4.
D3	X	R/W	0	Don't care bit
D2	ODD_TAP4	R/W	0	Filter 4 odd tap This bit uses odd tap filter 4.
D1	X	R/W	0	Don't care bit
D0	USE_FILTER4	R/W	0	Channel 4 filter 0 = Disabled 1 = Enables filter for channel 4

7.6.1.21 Register 38h (offset = 38h) [reset = 0x0000]

This is an output interface mode register.

图 70. Register 38h

D15	D14	D13	D12	D11	D10	D9	D8
			X				
				R/W-			
D7	D6	D5	D4	D3	D2	D1	D0
			X			DATA_RATE[1:0]	
				R/W-			R/W-

表 27. Register 38h Field Descriptions

Bit	Field	Type	Reset	Description
D15-D2	X	R/W	0	Don't care bits
D1-D0	DATA_RATE[1:0]	R/W	0	Clock rate selection These bits select the output frame clock rate. (Default = 0)

7.6.1.22 Register 42h (offset = 42h) [reset = 0]

This is an output interface mode register.

图 71. Register 42h

D15	D14	D13	D12	D11	D10	D9	D8
EN_REF_VCM0				X			
R/W-0				R/W-0			
D7	D6	D5	D4	D3	D2	D1	D0
X	PHASE_DDR[1:0]		X	EN_REF_VCM1		X	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		R/W-0	

表 28. Register 42h Field Descriptions

Bit	Field	Type	Reset	Description
D15	EN_REF_VCM0	R/W	0	To enable the external reference mode, the EN_EXT_REF register bit (register F0h) must be set to 1. 00 = In external reference mode, apply the reference on the REFT, REFB pins 01, 10 = Don't use 11 = In external reference mode, apply the reference on the VCM pin
D14-D7	X	R/W	0	Don't care bits
D6-D5	PHASE_DDR[1:0]	R/W	0	These bits control the LCLK output phase relative to data. (Default = 10)
D4	X	R/W	0	Don't care bit
D3	EN_REF_VCM1	R/W	0	To enable the external reference mode, the EN_EXT_REF register bit (register F0h) must be set to 1. 00 = In external reference mode, apply the reference on the REFT, REFB pins 01, 10 = Don't use 11 = In external reference mode, apply the reference on the VCM pin
D2-D0	X	R/W	0	Don't care bits

7.6.1.23 Register 45h (offset = 45h) [reset = 0]

This is a test pattern register. All bits default to 0 after reset.

图 72. Register 45h

D15	D14	D13	D12	D11	D10	D9	D8
X							
R/W-0							
D7	D6	D5	D4	D3	D2	D1	D0
X						PAT_SYNC	PAT_DESKEW
R/W-0						R/W-0	R/W-0

表 29. Register 45h Field Descriptions

Bit	Field	Type	Reset	Description
D15-D2	X	R/W	0	Don't care bits
D1	PAT_SYNC	R/W	0	Sync pattern enable 0 = Inactive 1 = Sync pattern mode enabled; ensure that D0 is 0
D0	PAT_DESKEW	R/W	0	Deskew pattern enable 0 = Inactive 1 = Deskew pattern mode enabled; ensure that D1 is 0

7.6.1.24 Register 46h (offset = 46h) [reset = 0]

This is an output interface mode register. All bits default to 0 after reset.

图 73. Register 46h

D15	D14	D13	D12	D11	D10	D9	D8
ENABLE 46	X	FALL_SDR	X	EN_16BIT	EN_14BIT	EN_12BIT	X
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
D7	D6	D5	D4	D3	D2	D1	D0
X		EN_SDR	MSB_FIRST	BTC_MODE	X	EN_2LANE	
R/W-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

表 30. Register 46h Field Descriptions

Bit	Field	Type	Reset	Description
D15	ENABLE 46	R/W	0	Enable register 46 ⁽¹⁾ This bit enables register 46.
D14	X	R/W	0	Don't care bit
D13	FALL_SDR	R/W	0	SDR output mode 0 = At data window edge 1 = The LCLK rising or falling edge control comes in the middle of the data window when operating in SDR output mode
D12	X	R/W	0	Don't care bit
D11	EN_16BIT	R/W	0	16-bit mode enable 0 = Inactive 1 = 16-bit serialization mode enabled; ensure bits D[10:9] are 0

(1) This bit must be set to 1 to enable bits D[13:0].

表 30. Register 46h Field Descriptions (接下页)

Bit	Field	Type	Reset	Description
D10	EN_14BIT	R/W	0	14-bit mode enable 0 = Inactive 1 = 14-bit serialization mode enabled; ensure bits D11 and D9 are 0
D9	EN_12BIT	R/W	0	12-bit mode enable 0 = Inactive 1 = 12-bit serialization mode enabled; ensure bits D[11:10] are 0
D8-D5	X	R/W	0	Don't care bits
D4	EN_SDR	R/W	0	Bit clock selection 0 = DDR bit clock 1 = SDR bit clock
D3	MSB_FIRST	R/W	0	MSB first selection 0 = LSB first 1 = MSB first
D2	BTC_MODE	R/W	0	Binary mode selection 0 = Binary offset (ADC data output format) 1 = Binary twos complement (ADC data output format)
D1	X	R/W	0	Don't care bit
D0	EN_2LANE	R/W	0	LVDS output lane selection 0 = One-lane LVDS output 1 = Two-lane LVDS output

7.6.1.25 Register 50h (offset = 50h) [reset = 0]

This is a programmable LVDS mapping mode register. All bits default to 0 after reset.

图 74. Register 50h

D15	D14	D13	D12	D11	D10	D9	D8
ENABLE 50				X			
R/W-0				R/W-0			
D7	D6	D5	D4	D3	D2	D1	D0
MAP_CH12_TO_OUT1B[3:0]				MAP_CH12_TO_OUT1A[3:0]			
R/W-0				R/W-0			

表 31. Register 50h Field Descriptions

Bit	Field	Type	Reset	Description
D15	ENABLE 50	R/W	0	Enable for register 50h ⁽¹⁾ This bit enables register 50h.
D14-D8	X	R/W	0	Don't care bits
D7-D4	MAP_CH12_TO_OUT1B[3:0]	R/W	0	OUT1B pin to channel mapping These bits select the OUT1B pin pair to channel data mapping.
D3-D0	MAP_CH12_TO_OUT1A[3:0]	R/W	0	OUT1A pin to channel mapping These bits select the OUT1A pin pair to channel data mapping.

(1) This bit must be set to 1 to enable bits D[7:0].

7.6.1.26 Register 51h (offset = 51h) [reset = 0]

This is a programmable LVDS mapping mode register. All bits default to 0 after reset.

图 75. Register 51h

D15	D14	D13	D12	D11	D10	D9	D8
ENABLE 51		X		MAP_CH12_TO_OUT2B[3:0]			
R/W-0		R/W-0			R/W-0		
D7	D6	D5	D4	D3	D2	D1	D0
MAP_CH12_TO_OUT2A[3:0]				X			
R/W-0				R/W-0			

表 32. Register 51h Field Descriptions

Bit	Field	Type	Reset	Description
D15	ENABLE 51	R/W	0	Enable for register 51h ⁽¹⁾ This bit enables register 51h.
D14-D12	X	R/W	0	Don't care bits
D11-D8	MAP_CH12_TO_OUT2B[3:0]	R/W	0	OUT2B pin to channel mapping These bits select the OUT2B pin pair to channel data mapping.
D7-D4	MAP_CH12_TO_OUT2A[3:0]	R/W	0	OUT2A pin to channel mapping These bits select the OUT2A pin pair to channel data mapping.
D3-D0	X	R/W	0	Don't care bits

(1) This bit must be set to 1 to enable bits D[7:0].

7.6.1.27 Register 53h (offset = 53h) [reset = 0]

This is a programmable LVDS mapping mode register. All bits default to 0 after reset.

图 76. Register 53h

D15	D14	D13	D12	D11	D10	D9	D8
ENABLE 53		X		MAP_CH34_TO_OUT3B[3:0]			
R/W-0		R/W-0			R/W-0		
D7	D6	D5	D4	D3	D2	D1	D0
X				X			
R/W-0				R/W-0			

表 33. Register 53h Field Descriptions

Bit	Field	Type	Reset	Description
D15	ENABLE 53	R/W	0	Enable register 53h ⁽¹⁾ This bit enables register 53h.
D14-D12	X	R/W	0	Don't care bits
D11-D8	MAP_CH34_TO_OUT3B[3:0]	R/W	0	OUT3B pin to channel mapping These bits select the OUT3B pin pair to channel data mapping.
D7-D0	X	R/W	0	Don't care bits

(1) This bit must be set to 1 to enable bits D[7:0].

7.6.1.28 Register 54h (offset =) [reset = 0]

This is a programmable LVDS mapping mode register. All bits default to 0 after reset.

图 77. Register 54h

D15	D14	D13	D12	D11	D10	D9	D8
ENABLE 54				X			
R/W-0				R/W-0			
D7	D6	D5	D4	D3	D2	D1	D0
X					MAP_Ch34_to_OUT3A[3:0]		
R/W-0					R/W-0		

表 34. Register 54h Field Descriptions

Bit	Field	Type	Reset	Description
D15	ENABLE 54	R/W	0	Enable register 54h ⁽¹⁾ This bit enables register 54h.
D14-D4	X	R/W	0	Don't care bits
D3-D0	MAP_Ch34_to_OUT3A[3:0]	R/W	0	OUT3A pin to channel mapping These bits select the OUT3A pin pair to channel data mapping.

(1) This bit must be set to 1 to enable bits D[7:0].

7.6.1.29 Register 55h (offset = 55h) [reset = 0]

This is a programmable LVDS mapping mode register. All bits default to 0 after reset.

图 78. Register 55h

D15	D14	D13	D12	D11	D10	D9	D8
ENABLE 55				X			
R/W-0				R/W-0			
D7	D6	D5	D4	D3	D2	D1	D0
	MAP_CH34_TO_OUT4A[3:0]				MAP_CH34_TO_OUT4B[3:0]		
R/W-0					R/W-0		

表 35. Register 55h Field Descriptions

Bit	Field	Type	Reset	Description
D15	ENABLE 55	R/W	0	Enable register 55h ⁽¹⁾ This bit enables register 55h.
D14-D8	X	R/W	0	Don't care bits
D7-D4	MAP_CH34_TO_OUT4A[3:0]	R/W	0	OUT4A pin to channel mapping These bits select the OUT4A pin pair to channel data mapping.
D3-D0	MAP_CH34_TO_OUT4B[3:0]	R/W	0	OUT4B pin to channel mapping These bits select the OUT4B pin pair to channel data mapping.

(1) This bit must be set to 1 to enable bits D[7:0].

7.6.1.30 Register F0h (offset = F0h) [reset = 0]

This is a general register.

注

The EN_HIGH_ADDRS bit (register 01h, bit D4) must be set to 1 in order to access this register.

图 79. Register F0h

D15	D14	D13	D12	D11	D10	D9	D8
EN_EXT_REF				X			
R/W-0				R/W-0			
D7	D6	D5	D4	D3	D2	D1	D0
			X				
				R/W-0			

表 36. Register F0h Field Descriptions

Bit	Field	Type	Reset	Description
D15	EN_EXT_REF	R/W	0	Reference mode selection 0 = Internal reference mode enabled (default) 1 = External reference mode enabled. The voltage reference can be applied on either the REFP and REFB pins or the VCM pin.
D7-D0	X	R/W	0	Don't care bits

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The VSP5324-Q1 device is a low power 12-bit, 4-channel ADC customized for time-of-flight applications. The device accepts four single-ended or differential analog inputs and can be configured to output the digitized data on 4 or 8 LVDS lanes as per the requirements of the external host receiver. The sampling clock can be fed to the device using a single-ended or a differential signal. High-speed sampling rates of up to 80 MSPS can be used to speed up the sensor readout and therefore use longer sensor exposure times without taking a hit on the frame-rate. The device is controlled using a simple 4-wire SPI. Power constrained systems can additionally make use of the power-down pin (PD) to take the device quickly in and out of low-power mode. The device uses an internal reference and internal common-mode voltage by default and has a provision for the use of external reference and external common-mode voltage inputs.

8.2 Typical Application




图 80. Application Schematic

8.2.1 Design Requirements

For optimum performance, the analog inputs must be driven differentially. If the inputs are driven in a single-ended manner, capacitors must be placed on the INx_M signals and close to the INx_M pins. An optional 5- Ω to 15- Ω resistor in series with each input pin can be kept to damp out ringing caused by package parasitics. The drive circuit may have to be designed to minimize the impact of kick-back noise generated by sampling switches opening and closing inside the ADC, as well as ensuring low insertion loss over the desired frequency range and matched impedance to the source.

8.2.2 Detailed Design Procedure

8.2.2.1 Drive Circuit Requirements

For optimum performance, the analog inputs must be driven differentially, as shown in 图 81. This architecture improves the common-mode noise immunity and even-order harmonic rejection. A 5- Ω to 15- Ω resistor in series with each input pin is recommended to damp out ringing caused by package parasitic. The drive circuit shows an R-C filter across the analog input pins. The purpose of the filter is to absorb glitches caused by the sampling capacitors opening and closing.

Typical Application (接下页)




图 81. Analog Input Drive Circuit

8.2.2.2 Clock Input

The VSP5324-Q1 device can function with either single-ended or differential clock inputs. The device can automatically detect if a single-ended or differential clock is applied. To operate with a single-ended input clock, CLKP must be driven by a CMOS clock with CLKM tied to GND. 图 82 and 图 83 show the typical single-ended and differential clock termination schemes (respectively).




图 82. Single-Ended Clock Driving Circuit





图 83. Differential Clock Driving Circuit

Typical Application (接下页)

8.2.3 Application Curves



9 Power Supply Recommendations

Using an LDO supply with minimal noise on the AVDD supply is recommended. The LVDD supply can be connected to an LDO or a DC-DC converter. A capacitor with a value of 100 nF per supply pin is recommended in addition to a 1- μ F common decoupling capacitor per rail.

10 Layout

10.1 Layout Guidelines

The following list includes general layout guidelines. Refer to [图 86](#) as needed.

- Route the clock input as a differential pair when a differential clock input is used.
- When single ended inputs are used, place 100-nF capacitors close to the pins on the INx_M inputs to ensure that the reference rail is stable. When differential inputs are used, the inputs must be routed as differential pairs.
- Route the LVDS clock and data output pairs with 100- Ω differential impedance and length matched as per the sampling frequency.

10.1.2 Grounding

A single ground plane is sufficient to provide good performance, provided that the analog, digital, and clock sections of the board are cleanly partitioned.

10.1.3 Supply Decoupling

Minimal external decoupling can be used without loss in performance because the VSP5324-Q1 device already includes internal decoupling. Note that decoupling capacitors can help filter external power-supply noise, thus the optimum number of capacitors depends on the actual application. The decoupling capacitors should be placed very close to the converter supply pins.


Layout Guidelines (接下页)

10.1.4 Exposed Pad

In addition to providing a path for heat dissipation, the pad is also electrically connected to the digital ground internally. Therefore, soldering the exposed pad to the ground plane is necessary to achieve the best thermal and electrical performance. For detailed information, see application notes [QFN Layout Guidelines](#) and [QFN/SON PCB Attachment](#).

10.2 Layout Example

- Analog input pins
- Clock inputs
- LVDS clock and data output pairs



The layout in this example uses four single-ended inputs and four LVDS-data outputs. The components that require special layout attention are shown and are listed in the [General Guidelines](#) section. For the two-lane output option, eight LVDS data pairs are used.

图 86. VSP5324-Q1 Layout Example

11 器件和文档支持

11.1 器件支持

11.1.1 器件命名规则

模拟带宽 基频功率相对低频值下降 3dB 时的模拟输入频率。

孔径延迟 输入采样时钟上升沿与发生采样的实际时间之间的延迟时间。该延迟在各通道中会有所不同。最大差值被定义为孔径延迟差异（通道间）。

孔径不确定性（抖动） 采样之间孔径延迟时间的变化。

时钟脉宽和占空比 时钟占信号空比是时钟信号保持逻辑高电平的时间（时钟脉宽）与一个时钟信号周期的比率。占空比通常以百分比的形式表示。理想差分正弦波时钟的占空比为 50%。

最大转换速率 行指定操作时所采用的最大采样率。除非另有说明，所有参数测试均以该采样率执行。

最小转换速率 ADC 正常工作时的最小采样率。

微分非线性 (DNL) 理想 ADC 对模拟输入值进行编码转换时以 1 LSB 为步长。DNL 是指任意单个步长与这一理想值之间的偏差（以 LSB 为计量单位）。

积分非线性 (INL) INL 是 ADC 传递函数与其最小二乘法曲线拟合所确定的最佳拟合曲线的偏差（以 LSB 为计量单位）。

增益误差 增益误差是指 ADC 实际输入满量程范围与其理想值的偏差。增益误差以理想输入满量程范围的百分比形式表示，由两部分组成：基准不精确导致的误差和通道导致的误差。两种误差均以独立形式标注，分别为 $E_{G(REF)}$ 和 $E_{G(CHAN)}$ 。对于一阶近似值，总增益误差为 ($E_{tot} \sim E_{G(REF)} + E_{G(CHAN)}$)。例如，如果 $E_{tot} = \pm 0.5\%$ ，则满量程输入范围为 $[(1 - 0.5 / 100) \times f_{S(ideal)}]$ 至 $[(1 + 0.5 / 100) \times f_{S(ideal)}]$ 。

偏移误差 偏移误差是指 ADC 实际平均空闲通道输出编码与理想平均空闲通道输出编码之间的差值（以 LSB 数表示）。该数量通常转换为毫伏。

温度漂移 温度漂移系数（相对于增益误差和偏移误差）指定了参数从 T_{MIN} 到 T_{MAX} 每摄氏度的变化量。此系数由参数在 T_{MIN} 至 T_{MAX} 范围内的最大变化量除以 $T_{MAX} - T_{MIN}$ 的差值计算得出。

信噪比 (SNR) SNR 是指基频功率 (P_S) 与噪底功率 (P_N) 的比值，后者不包括直流功率和前 9 个谐波的功率。当基频的绝对功率用作基准时，SNR 以 dBc（相对于载波的分贝数）为单位；当基频功率被外推至转换器满量程范围时，SNR 以 dBFS（相对于满量程的分贝数）为单位。

$$SNR = 10 \log^{10} \frac{P_S}{P_N} \quad (3)$$

信噪比和失真 (SINAD) SINAD 是指基频功率 (P_S) 与所有其他频谱成分（包括噪声 (P_N) 和失真 ($P_{(HD)}$)，但不包括直流）功率的比值。当基频的绝对功率用作基准时，SINAD 以 dBc（相对于载波的分贝数）为单位；当基频功率被外推至转换器满量程范围时，SINAD 以 dBFS（相对于满量程的分贝数）为单位。

$$SINAD = 10 \log^{10} \frac{P_S}{P_N + P_{(HD)}} \quad (4)$$

器件支持 (接下页)

有效位数 (ENOB) ENOB 测量的是转换器相对于理论限值（基于量化噪声）的性能。

$$\text{ENOB} = \frac{\text{SINAD} - 1.76}{6.02} \quad (5)$$

总谐波失真 (THD) THD 是指基频功率 (P_S) 与前 9 个谐波的功率 ($P_{(HD)}$) 的比值。THD 通常以 dBc 为单位（相对于载波的分贝数）。

$$\text{THD} = 10 \log^{10} \frac{P_S}{P_N} \quad (6)$$

无杂散动态范围 (SFDR) 基频功率与最高的其他频谱成分（毛刺或谐波）功率的比值。SFDR 通常以 dBc 为单位（相对于载波的分贝数）。

双频互调失真 (IMD3) IMD3 是基频 (f_1 和 f_2 频率处) 功率与最差频谱成分 ($2f_1 - f_2$ 或 $2f_2 - f_1$ 频率处) 功率的比值。当基频的绝对功率用作基准时，IMD3 以 dBc（相对于载波的分贝数）为单位；当基频功率被外推至转换器满量程范围时，IMD3 以 dBFS（相对于满量程的分贝数）为单位。

直流电源抑制比 (DC PSRR) DC PSRR 是偏移误差变化量与模拟电源电压变化量的比值。DC PSRR 通常以 mV/V 为单位进行表示。

交流电源抑制比 (AC PSRR) AC PSRR 测量的是 ADC 对电源电压变化的抑制能力。如果 $\Delta V_{(\text{AVDD})}$ 表示电源电压的变化， ΔV_O 表示 ADC 输出代码的相应变化（以输入为基准），则：

$$\text{PSRR} = 20 \log^{10} \frac{\Delta V_O}{\Delta V_{(\text{AVDD})}} \quad (\text{Expressed in dBc}) \quad (7)$$

电压过载恢复 使过载的模拟输入端的误差恢复至 1% 以下所需的时钟周期数。该技术参数的测试方法是分别施加具有 6dB 正过载和负过载的正弦波信号。然后记录下过载后前几个采样（相对于期望值）的偏差。

共模抑制比 (CMRR) CMRR 测量的是 ADC 对模拟输入共模变化的抑制能力。如果 ΔV_{IC} 为输入引脚的共模电压变化值， ΔV_O 为 ADC 输出代码的相应变化（以输入为基准），则：

$$\text{CMRR} = 20 \log^{10} \frac{\Delta V_O}{\Delta V_{\text{IC}}} \quad (\text{Expressed in dBc}) \quad (8)$$

串扰 (仅限于多通道 ADC) 串扰测量的是目标通道与其相邻通道之间的内部信号耦合。串扰分两种情况：一种是与紧邻通道（近端通道）之间的耦合，另一种是与跨封装通道（远端通道）之间的耦合。通常采用对邻近通道施加满量程信号的方式来测量串扰。串扰是指耦合信号功率（在目标通道的输出端测得）与邻近通道输入端所施加信号功率的比值。串扰通常以 dBc 为单位进行表示。

11.2 文档支持

11.2.1 相关文档

请参阅如下相关文档：

- [《QFN 布局指南》](#)
- [《QFN/SON PCB 连接》](#)

11.3 接收文档更新通知

如需接收文档更新通知，请导航至 [TI.com](#) 上的器件产品文件夹。单击右上角的“通知我”进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

TI E2E™ 在线社区 [TI 的工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的在于促进工程师之间的协作。在 [e2e.ti.com](#) 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 [TI 参考设计支持](#) 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.7 Glossary

[SLYZ022 — TI Glossary](#).

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本，请参阅左侧的导航。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
VSP5324TRGCRQ1	ACTIVE	VQFN	RGC	64	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	VSP5324T	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
VSP5324TRGCRQ1	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
VSP5324TRGCRQ1	VQFN	RGC	64	2000	350.0	350.0	43.0


GENERIC PACKAGE VIEW

RGC 64

VQFN - 1 mm max height

9 x 9, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4224597/A

RGC0064A

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



4219009/A 10/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RGC0064A


VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



LAND PATTERN EXAMPLE

SCALE: 10X



4219009/A 10/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGC0064A

VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
60% PRINTED COVERAGE BY AREA
SCALE: 12X

4219009/A 10/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司