### QCPL-C872T

# Automotive High Precision DC Voltage Isolation Sensor



# **Data Sheet - Preliminary**



### **Description**


The QCPL-C872T isolation sensor utilizes superior optical coupling technology, with sigma-delta ( $\Sigma$ - $\Delta$ ) analog-to-digital converter, chopper stabilized amplifiers, and a fully differential circuit topology to provide unequaled isolation-mode noise rejection, low offset, high gain accuracy and stability.

QCPL-C872T is designed for high precision DC voltage sensing in electronic motor drives, DC/DC and AC/DC converter and battery monitoring system. The QCPL-C872T features high input impedance and operate with full span of analog input voltage up to 2.46 V. The shutdown feature provides power saving and can be controlled from external source, such as microprocessor.

The high common-mode transient immunity (15 kV/µs) of the QCPL-C872T maintains the precision and stability needed to accurately monitor DC rail voltage in high noise motor control environments. This galvanic safe isolation solution is delivered in a compact, surface mount stretched SO-8 (SSO-8) package that meets worldwide regulatory safety standards.

Avago R<sup>2</sup>Coupler isolation products provide the reinforced insulation and reliability needed for critical automotive and high temperature industrial applications.

### **Functional Diagram**



**Figure 1. Functional Diagram** 

 $0.1\,\mu F$  bypass capacitor must be connected between pin 1 and pin 4, and pin 5 and pin 8 as shown.

#### **Features**

- Unity Gain
- ±2% Gain Tolerance @ 25 °C
- -0.3 mV Input Offset Voltage
- 0.05% Non Linearity
- 25 ppm/°C Gain Drift vs. Temperature
- 100 kHz Bandwidth
- 0 to 2 V Nominal Input Range
- Qualified to AEC-Q100 Grade 1 Test Guidelines
- Operating Temperature: -40° C to +125 °C
- Shutdown Feature (Active High)
- 15 kV/μs Common-Mode Rejection at V<sub>CM</sub> = 1 kV
- Working Voltage, V<sub>IORM</sub> = 1414 V<sub>peak</sub>
- Compact, Surface Mount Stretched SO8 Package
- Worldwide Safety Approval:
  - UL 1577 (5000 V<sub>RMS</sub> / 1 min.)
  - CSA
  - IEC/EN/DIN EN 60747-5-5

### **Applications**

- Automotive BMS Battery Pack Voltage Sensing
- Automotive DC/DC Converter Voltage Sensing
- Automotive Motor Inverter DC Bus Voltage Sensing
- Automotive AC/DC (Charger) DC Output Voltage Sensing
- Isolation Interface for Temperature Sensing
- General Purpose Voltage Sensing and Monitoring

**CAUTION:** It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

# **Functional Diagram (Cont.)**




Figure 2. Functional Diagram 2




Figure 3. Typical Voltage Sensing Circuit




Figure 4. Package Pinout

# **Pin Description**

Pin No.	Pin Name	Description	Pin No.	Pin Name	Description
1	$V_{DD1}$	Input power supply When V <sub>DD1</sub> = 0, then V <sub>OUT+</sub> = 0 V, V <sub>OUT-</sub> = 2.6 V	8	$V_{DD2}$	Output power supply
2	$V_{\text{IN}}$	Voltage input, Full scale Range = 2.46 V	7	$V_{OUT+}$	Positive output voltage
3	SHDN	Shutdown (Active High) When active, then V <sub>OUT+</sub> = 0 V, V <sub>OUT-</sub> = 2.6 V	6	V <sub>OUT</sub> -	Negative output voltage
4	GND1	Input Side Ground	5	GND2	Output Side Ground

### **Ordering Information**

Part number	Option (RoHS Compliant)	Package	Surface Mount	Tape & Reel	UL 5000 V <sub>rms</sub> / 1 Minute rating	IEC/EN/DIN EN 60747-5-5	Quantity
QCPL-C872T	-000E	Stetched	Χ		Χ	Х	80 per tube
	-500E	SO-8	Х	Х	Х	Х	1000 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

#### Example:

QCPL-C872T-500E to order product of SSO-8 Surface Mount package in Tape and Reel packaging with RoHS compliant. Contact your Avago sales representative or authorized distributor for information.

### Package Outline Drawing (Stretched SO8)




Figure 5. Package Outline Drawing

Lead coplanarity = 0.1 mm (0.004 inches). Floating lead protrusion = 0.25mm (10mils) max.

### **Recommended Pb-Free IR Profile**

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision).

Note: Non-halide flux should be used

### **Regulatory Information**

The QCPL-C872T is approved by the following organizations:

UL CSA IEC/EN/DIN EN 60747-5-5

UL 1577, component recognition Approved under CSA Component IEC 60747-5-5 program up to  $V_{ISO} = 5kV_{RMS}$  Acceptance Notice #5. EN 60747-5-5 DIN EN 60747-5-5

#### **IEC/EN/DIN EN 60747-5-5 Insulation Characteristics**

Description	Symbol		Units
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage ≤ 150 Vrms		I – IV	
for rated mains voltage ≤ 300 Vrms		I – IV	
for rated mains voltage ≤ 450 Vrms		I - IV	
for rated mains voltage ≤ 600 Vrms		I - IV	
for rated mains voltage ≤ 1000 Vrms		I - III	
Climatic Classification		40/125/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	$V_{IORM}$	1414	Vpeak
Input to Output Test Voltage, Method b	$V_{PR}$	2651	Vpeak
$V_{IORM}$ X 1.875 = $V_{PR}$ , 100% Production Test with $t_m$ = 1 sec, Partial discharge < 5 pC			
Input to Output Test Voltage, Method a	$V_{PR}$	2262	Vpeak
$V_{IORM}$ X 1.6 = $V_{PR}$ , Type and Sample Test with $t_m = 10$ sec, Partial discharge $< 5$ pC			
Highest Allowable Overvoltage	V <sub>IOTM</sub>	8000	Vpeak
(Transient Overvoltage t <sub>ini</sub> = 60 sec)			
Safety-limiting values – maximum values allowed in the event of a failure,			
also see Figure 6.			
Case Temperature	Ts	175	°C
Input Current	I <sub>S, INPUT</sub>	230	mA
Output Power	P <sub>S,OUTPUT</sub>	600	mW
Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500 V	R <sub>S</sub>	> 10 <sup>9</sup>	Ω




Figure 6. Dependence of safety limiting values on temperature

# **Insulation and Safety Related Specifications**

Parameter	Symbol	Value	Unit	Conditions
Minimum External Air Gap (External Clearance)	L(101)	8.0	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	8.0	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.5	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	> 175	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group (DIN BDE0109)		IIIa		Material Group (DIN VDE 0110)

# **Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Units	Note
Storage Temperature	T <sub>S</sub>	-55	150	°C	
Ambient Operating Temperature	T <sub>A</sub>	-40	125	°C	
Supply Voltages	$V_{DD1}, V_{DD2}$	-0.5	6.0	Volts	
Input Voltage	V <sub>IN</sub>	-2.0	V <sub>DD1</sub> + 0.5	Volts	
Shutdown Voltage	$V_{SD}$	-0.5	V <sub>DD1</sub> + 0.5	Volts	
Output Voltages	V <sub>OUT+</sub> , V <sub>OUT-</sub>	-0.5	V <sub>DD2</sub> + 0.5	Volts	

# **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units Notes
Ambient Operating Temperature	T <sub>A</sub>	-40	125	°C
Input Supply Voltage	$V_{DD1}$	4.5	5.5	Volts
Output Supply Voltage	$V_{DD2}$	3.0	5.5	Volts
Input Voltage	V <sub>IN</sub>	0	2.0	Volts
Shutdown Voltage	$V_{SD}$	V <sub>DD1</sub> – 0.5	$V_{DD1}$	Volts

# **Electrical Specifications**

Unless otherwise noted, all typical values at  $T_A = 25$  °C,  $V_{DD1} = V_{DD2} = 5$  V,  $V_{IN} = 0$  to 2 V,  $V_{SD} = 0$  V; all Minimum/Maximum specifications are at recommended voltage supply conditions:  $4.5 \text{V} \leq V_{DD1} \leq 5.5 \text{V}$ ,  $4.5 \text{V} \leq V_{DD2} \leq 5.5 \text{V}$ 

	Min.	Тур.	Max.	Unit	Test Conditions	Fig.	Note
			·				
I <sub>DD1</sub>		10.5	15	mA	$V_{SD} = 0 V$	18, 19	
I <sub>DD1(SD)</sub>		20		μΑ	$V_{SD} = 5 V$		
I <sub>DD2</sub>		6.5	12	mA		18, 20	
G1	0.98	1	1.02	V/V	$T_A = 25 ^{\circ}\text{C},$ $V_{IN} = 0 - 2 \text{V},$ $V_{DD1} = V_{DD2} = 5.0 \text{V}$	8, 11	1
dG/dT <sub>A</sub>		25		ppm/°C	$T_A = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	11	
$\left  dG/dV_{DD1} \right $		0.05		%/V	T <sub>A</sub> = 25 °C	12	
$\left  dG/dV_{DD2} \right $		0.02		%/V	T <sub>A</sub> = 25 °C	12, 13	
NL		0.05	0.2	%	$V_{IN} = 0 \text{ to } 2 \text{ V},$ $T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}$	15, 16	
V <sub>OS</sub>	-20	-0.3	20	mV	$V_{IN}$ is shorted to GND1, $T_A = 25$ °C	7, 9, 10	
dV <sub>OS</sub> /dT <sub>A</sub>		21		μV/°C	$V_{IN}$ is shorted to GND1, $T_A = -40 ^{\circ}\text{C}$ to $+125 ^{\circ}\text{C}$	7, 9	
FSR		2.46		V	Referenced to GND1		
I <sub>IN</sub>	-0.1	-0.001	0.1	μΑ	$V_{IN} = 0 V$	22	
R <sub>IN</sub>		1000		ΜΩ		22	
V <sub>OCM</sub>		1.23		V	V <sub>IN</sub> =0 V, V <sub>SD</sub> = 0 V		
V <sub>OUT+</sub>		V <sub>OCM</sub> +1.2	23	V	$V_{IN} = 2.5 V$		
V <sub>OUT-</sub>		V <sub>OCM</sub> -1.2	3	V	V <sub>IN</sub> = 2.5 V		
losc		30		mA	V <sub>OUT+</sub> or V <sub>OUT-</sub> , shorted to GND2 or V <sub>DD2</sub>		
R <sub>OUT</sub>		36		Ω	V <sub>IN</sub> = 0 V		
	IDD1(SD)  IDD2  G1  [dG/dT <sub>A</sub>    [dG/dV <sub>DD1</sub>    [dG/dV <sub>DD2</sub>    NL  Vos  [dV <sub>OS</sub> /dT <sub>A</sub>    FSR  I <sub>IN</sub> R <sub>IN</sub> Vocm  Vout+ Vout- [losc	IDD1(SD)	IDD1(SD)   20	IDD1(SD)   20	I <sub>DD1(SD)</sub>   20	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

### **Electrical Specifications (continued)**

Unless otherwise noted, all typical values at  $T_A = 25^{\circ}$  C,  $V_{DD1} = V_{DD2} = 5$  V,  $V_{IN} = 0$  to 2 V,  $V_{SD} = 0$  V; all Minimum/Maximum specifications are at recommended voltage supply conditions:  $4.5 \text{V} \le V_{DD1} \le 5.5 \text{V}$ ,  $4.5 \text{V} \le V_{DD2} \le 5.5 \text{V}$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	Fig.	Note
AC CHARACTERISTICS								
Small-Signal Bandwidth (-3 dB)	f <sub>-3 dB</sub>		100		kHz			
V <sub>OUT</sub> Noise	N <sub>OUT</sub>		1.3		mV <sub>RMS</sub>	V <sub>IN</sub> = 2 V; BW = 1 kHz	23	5
Input to Output Propagation Delay (10%-10%)	t <sub>PD10</sub>		2.2	3.5	μs	$V_{IN} = 0$ to 2 V Step	21, 26	
Input to Output Propagation Delay (50%-50%)	t <sub>PD50</sub>		3.7	6.0	μs	$V_{IN} = 0$ to 2 V Step	21, 26	
Input to Output Propagation Delay (90%-90%)	t <sub>PD90</sub>		5.3	7.0	μs	V <sub>IN</sub> = 0 to 2 V Step	21, 26	
Output Rise / Fall Time (10%-90%)	t <sub>R/F</sub>		2.7	4.0	μs	Step Input		
Shutdown Time	t <sub>SD</sub>		25		μs		25	
Shutdown Recovery Time	t <sub>ON</sub>		150		μs		25	
Power Supply Rejection	PSR		-78		dB	1 Vp-p, 1 kHz sine wave ripple on V <sub>DD1</sub> , differential output		
Common Mode Transient Immunity	CMTI	10	15		kV/μs	$V_{CM} = 1 \text{ kV}, T_A = 25^{\circ} \text{ C}$	24	2

#### **Package Characteristics**

Unless otherwise noted, all typical values are at  $T_A = 25^{\circ}$  C; all Minimum/Maximum specifications are at Recommended Operating Conditions.

Parameter	Symbol	Min.	Тур.	Max.	Units	<b>Test Conditions</b>	Fig.	Note
Input-Output Momentary Withstand Voltage *	$V_{ISO}$	5000			$V_{RMS}$	RH < 50%, $t = 1$ min., $T_A = 25^{\circ}$ C		3, 4
Input-Output Resistance	$R_{I-O}$		10 <sup>14</sup>		Ω	$V_{I-O} = 500 V_{DC}$		3
Input-Output Capacitance	C <sub>I-O</sub>		0.5		pF	f=1 MHz		3

<sup>\*</sup> The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating.

#### Notes:

- 1. Gain is defined as the slope of the best-fit line of differential output voltage (V<sub>OUT+</sub> V<sub>OUT-</sub>) versus input voltage over the nominal range, with offset error adjusted. 2% Gain tolerance for QCPL-C872T.
- 2. Common mode transient immunity (CMTI) is tested by applying a fast rising/falling voltage pulse across GND1 (pin 4) and GND2 (pin 5). The output glitch observed is less than  $0.2 \, \text{V}$  from the average output voltage for less than  $1 \, \mu \text{s}$ .
- 3. Device considered a two terminal device: pins 1, 2, 3 and 4 shorted together, and pins 5, 6, 7 and 8 shorted together.
- 4. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage  $\geq$  6000  $V_{RMS}$  for 1 second.
- 5. Noise is measured at the output of the differential to single ended post amplifier.

# **Typical Characteristic Plots and Test Conditions**

All  $\pm 3\sigma$  plots are based on characterization test result at the point of product release. For guaranteed specification, refer to the respective Electrical Specifications section.




Figure 7. Input Offset Voltage Test Circuit




Figure 8. Gain and Nonlinearity Test Circuit




Figure 9. Input Offset Voltage vs Temperature




Figure 10. Input Offset vs Supply Voltage




Figure 11. Gain vs Temperature




Figure 12. Gain vs Supply Voltage




Figure 13. Gain vs Temperature at Different V<sub>DD2</sub>




Figure 14. Nonlinearity vs Supply Voltage




Figure 15. Nonlinearity vs Temperature




Figure 16. Nonlinearity vs Temperature at Different V<sub>DD2</sub>




Figure 17. Output Voltage vs Input Voltage




Figure 18. Typical Supply Current vs Input Voltage.




Figure 19. Typical Input Supply Current vs Temperature at Different V<sub>DD1</sub>




Figure 20. Typical Output Supply Current vs Temperature at Different V<sub>DD2</sub>




Figure 21. Typical Propagation Delay vs Temperature




Figure 22. Input Current vs Input Voltage




Figure 23. AC Noise vs Filter Bandwidth




Figure 24. Phase vs Frequency




Figure 25. Common Mode Transient Immunity Test Circuit




Figure 26. Shutdown Timing Diagram




Figure 27. Propagation Delay Diagram

### **Application Information**

The circuit shown in the Figure 28 is a high voltage sensing application using QCPL-C872T (isolation amplifier) and ACPL-M49T (optocoupler). The high voltage input is sensed by the precision voltage divider resistors R1 and sensing resistor R2. The ratio of the voltage divider is determined by the allowable input range of the isolation amplifier (0 to 2 V). This small analog input goes through a 39  $\Omega$  and 10 nF anti aliasing filter (QCPL-C872T utilizes SD modulation).

Inside the isolation amplifier: the analog input signal is digitized and optically transmitted to the output side of the amplifier. The detector will then decode the signal and converted back to analog signal. The output differential signals of QCPL-C872T go through an op-amp to convert the differential signals to a single ended output.




Figure 28. Typical Application Circuit for Battery Voltage Sensing

#### **Bypass Capacitor**

0.1  $\mu F$  bypass capacitor must be connected as near as possible between  $V_{DD1}$  to GND1 and  $V_{DD2}$  to GND2 (Figure 29).

#### **Anti-aliasing Filter**

 $39\,\Omega$  resistor and 10 nF capacitor are recommended to be connected to the input (V<sub>IN</sub>) as anti-aliasing filter because QCPL-C872T uses sigma data modulation (Figure 30). The value of the capacitor must be greater than 1 nF and bandwidth must be less than 410 kHz.




Fig 30. Anti aliasing Filter C1, R3




Fig 29. Bypass Capacitors C2, C4




Fig 31. Loading Resistors R4, R5

### Designing the input resistor divider

- 1. Choose the sensing current (Isense) for bus voltage. E.g., 1 mA
- 2. Determine R2,

$$R_2 = \frac{Voltage\ input\ range}{I_{SENSE}} = \frac{2\ V}{1\ mA} = 2\ k\Omega$$

3. Determine R1 using voltage divider formula:

$$(V+-V-) \bullet \frac{R_2}{R_1+R_2} = Voltage input range, or$$

$$R_1 = \frac{(V+-V-) \bullet R_2}{Voltage input range} - R_2$$

where (V+-V-) is the high voltage input , E.g., 0 to 600 V,

$$R_1 = \frac{(600 \text{ V} - 0 \text{ V}) \bullet 2 \text{ k}\Omega}{2 \text{ V}} - 2 \text{ k}\Omega = 598 \text{ k}\Omega$$

To reduce the voltage stress of a sole resistor, R1 can be series of several resistors.

### **Post Amplifier Circuit**

The output of QCPL-C872T is a differential output ( $V_{OUT+}$  and  $V_{OUT-}$  pins). A post amplifier circuit is needed to convert the differential output to single ended output with a reference ground. The post amplifier circuit can also be configured to establish a desired gain if needed. It also functions as filter to high frequency chopper noise. The bandwidth can be adjusted by changing the feedback resistor and capacitor (R7 and C7). Adjusting this bandwidth to a minimum level helps minimize the output noise.

Post op-amp resistive loading (R4, R5) should be equal or greater than 20 k $\Omega$  (Figure 31). Resistor values lower than this can affect the overall system error due to output impedance of isolation amplifier.

The application circuit in Figure 28 features two op-amps to improve the linearity at voltage near 0V caused by the limited headroom of the amplifier. The second op-amp can set the reference voltage to above 0 V.

#### **Shutdown Function**

QCPL-C872T has a shutdown function to disable the device and make the output ( $V_{OUT+}$ - $V_{OUT-}$ ) low. A voltage of 5V on SHDN pin will shutdown the device producing an output ( $V_{OUT+}$ - $V_{OUT-}$ ) of -2.6 V. To control the SHDN function (example, from microprocessor), an optocoupler (ACPL-M49T) is used.

#### **Total System Error**

Total system error is the sum of the resistor divider error, isolation amplifier error and post amplifier error. The resistor divider error is due to the accuracy of the resistors used. It is recommended to use high accuracy resistor of 0.1%. Post-Amplifier Error is due to the resistor matching and the voltage offset characteristic, which can be found on the supplier datasheet.

### **PCB Layout Recommendations**

Bypass capacitor C2 and C4 must be located close to QCPL-C872T Pins 1 and Pin 8 respectively. Grounded pins of C4 and C5 can be connected by vias through the respective ground layers. If the design has multiple layers, a dedicated layer for ground is recommended for flexibility in component placement.

Anti aliasing filters R3 and C1 also need to be connected as close as possible to Pin 2 of QCPL-C872T. See Figure 32 for actual component placement of the anti-aliasing filter and bypass capacitors.

GND1 and GND2 must be totally isolated in the PCB layout (Figure 33). Distance of separation depends on the high voltage level of the equipment. The higher the voltage level the larger the distance of separation needed. Designers can refer to specific IEC standard of their equipment for the creepage/clearance requirements.

R1 which is directly connected to the high voltage input must have sufficient clearance with the low voltage components. Clearance depends on the high voltage level of the input. Designers can refer to specific IEC standards of their equipment for the clearance requirements.




Figure 32. Component Placement Recommendation




Figure 33. Bottom Layer Layout Recommendation

This preliminary data is provided to assist you in the evaluation of product(s) currently under development. Until Avago Technologies releases this product for general sales, Avago Technologies reserves the right to alter prices, specifications, features, capabilities, functions, release dates, and remove availability of the product(s) at anytime.

For product information and a complete list of distributors, please go to our web site: **www.avagotech.com** 

