TF Semiconductor Solutions

TF21084A Half -Bridge Driver

Features

- Floating high-side driver in bootstrap operation to 600V
- Drives two N-channel MOSFETs or IGBTs in a half bridge configuration
- Outputs tolerant to negative transients

tfss

- Programmable dead time to protect MOSFETs
- Wide logic and low side gate driver supply voltage: 10V to 20V
- Wide logic supply voltage offset voltage: -5V to 5V
- Logic input (HIN and LIN*) 3.3V capability
- Schmitt triggered logic inputs with internal pull down
- Undervoltage lockout for high and low side drivers
- Extended temperature range: -40°C to +125°C

Description

The TF21084A is a high voltage, high speed gate driver capable of driving N-channel MOSFETs and IGBTs in a half bridge configuration. TF Semiconductor's high voltage process enables the TF21084A's high side to switch to 600V in a bootstrap operation.

The TF21084A logic inputs are compatible with standard TTL and CMOS levels (down to 3.3V) to interface easily with controlling devices. The driver outputs feature high pulse current buffers designed for minimum driver cross conduction. Programmable dead time, by an external resistor, provides more system level flexibility.

The TF21084A is offered in PDIP-14 and SOIC-14(N) packages. It operates over an extended -40 $^\circ$ C to +125 $^\circ$ C temperature range.

Applications

- DC-DC Converters
- AC-DC Inverters
- Motor Controls Class D Power Amplifiers






PDIP-14

Ordering Information

Year Year Week Wee							
PART NUMBER	PACKAGE	PACK / Qty	MARK				
TF21084A-TUU		Tube / 50	YYWW				
	SOIC-14(N)	10007 50	(TF) TF21084A				
TF21084A-TUH		T&R / 2500	Lot ID				
			YYWW				
TF21084A-3BS	PDIP-14	Tube / 25	(TF) TF21084A				
			Lot ID				


Typical Application





Pin Diagrams

Top View: SOIC-14, PDIP-14



Pin Descriptions


PIN NAME	PIN DESCRIPTION
HIN	Logic input for high-side gate driver output, in phase with HO (referenced to VSS).
LIN*	Logic input for low side gate driver output, out of phase with LO (referenced to VSS)
VSS	Logic ground
DT	Programmable deadtime lead, referenced to VSS.
СОМ	Low-side return
LO	Low-side gate drive output
V _{cc}	Low-side and logic fixed supply
V _B	High-side floating supply
НО	High-side gate drive output
Vs	High-side floating supply return



ADVANCE INFO TF21084A

Half Bridge Driver

Functional Block Diagram





Absolute Maximum Ratings (NOTE1)

V_{B} - High side floating supply voltage
V_{HO} - High side floating output voltageV_s-0.3V to $V_{\text{B}}\text{+}0.3V$
dVs/dt - Offset supply voltage transient50 V/ns
$V_{\text{DT}}\text{-}$ Programmable dead time pin voltageV_{ss}\text{-}0.3V to $V_{\text{B}}\text{+}0.3V$
$V_{\mbox{\scriptsize CC}}$ - Low side fixed supply voltage0.3V to +24V
$V_{\mbox{\tiny LO}}$ - Low side output voltage0.3V to $V_{\mbox{\tiny CC}}\mbox{+}0.3V$
V_{CC} - Logic supply voltage0.3V to $V_{\text{SS}}\text{+}24\text{V}$
V_{ss} - Logic supply offset voltageV_cc- 25V to V_cc+0.3V
V_{IN} - Logic input voltage (HIN and LIN*)V_{ss} 0.3V to V_{cc}\text{+}0.3V

P_D - Package power dissipation at $T_A \leq 25 \text{ °C}$	
SOIC141.0)W
PDIP141.6	5W

NOTE1 Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

SOIC-14 Thermal Resistance (NOTE2)
q _{JA} 120 °C/W
PDIP-14 Thermal Resistance (NOTE2)
q _{JA} 75 °C/W
T _J - Junction operating temperature+150 °C
T _L - Lead temperature (soldering, 10s)+300 °C
T_{stg} - Storage temperature range55 °C to +150 °C
NOTE2 Thermal resistance and power dissipation ratings are measured
under board mounted and still air conditions.

Symbol	Parameter	MIN	MAX	Unit
VB	High side floating supply absolute voltage	Vs + 10	Vs + 20	V
Vs	High side floating supply offset voltage	(NOTE 3)	600	V
Vно	High side floating output voltage	Vs	VB	V
Vcc	Low side fixed supply voltage	10	20	V
VLO	Low side output voltage	0	Vcc	V
VIN	Logic input voltage (HIN & LIN*)	Vss	5	V
VDT	Programmable deadtime pin voltage	Vss	Vcc	V
Vss	Logic ground	-5	5	V
TA	Ambient temperature	-40	125	°C

NOTE3 Logic operational for VS of -5 V to +600 V. Logic state held for VS of -5 V to -VBS.



ADVANCE INFO TF21084A

Half Bridge Driver

DC Electrical Characteristics (NOTE4)

 V_{BIAS} (V_{CC}, V_{BS}) = 15V, V_{SS} = COM, and T_A = 25 °C unless otherwise specified.

Symbol	Parameter	Conditions	MIN	ТҮР	MAX	Unit	
V _{IH}	Logic "1" input voltage		2.5				
V _{IL}	Logic "0" input voltage	- V _{cc} = 10 V to 20 V			0.6		
Vон	High level output voltage, V _{BIAS} - V _O	I _o = 2mA		0.02	0.2	V	
V _{OL}	Low level output voltage, V _o	I ₀ = 2mA		0.02	0.1		
Ilk	Offset supply leakage current	VB = VS = 600V			50		
Ibsq	Quiescent V _{BS} supply current	V _{IN} =0V or 5V	20	75	130	mA	
Ιςςα	Quiescent V _{cc} supply current	$V_{IN} = 0V \text{ or } 5V, RDT = 0$ W	0.4	1.0	1.6	mA	
lin+	Logic "1" input bias current	HIN = 5V, LIN* = 0V	-	5	20		
lin-	Logic "0" input bias current	HIN = 0V, LIN* = 5V	-		5	mA	
VBSUV+	$V_{\mbox{\tiny BS}}$ supply under-voltage positive going threshold		8.0	8.9	9.8		
Vbsuv-	$V_{\mbox{\tiny BS}}$ supply under-voltage negative going threshold		7.4	8.2	9.0		
Vccuv+	V _{cc} supply under-voltage positive going threshold		8.0	8.9	9.8	- V	
Vccuv-	$V_{cc}\xspace$ supply under-voltage negative going threshold		7.4	8.2	9.0	-	
Vccuv+	– Hysteresis		0.3	0.7		v	
Vbsuv+	11931010315					v	
lo+	Output high short circuit pulsed current	V _o = 0V, PW ≤ 10 ms	120	290			
lo-	Output low short circuit pulsed current	V _o = 15V, PW ≤ 10 ms	250	600		mA	

NOTE4 The V_{IN} , V_{Th} , I_{IN} parameters are referenced to V_{SS} and are applicable to the two logic input pins: HIN and LIN*. The V_0 and I_0 parameters are referenced to COM and are applicable to the respective output pins: HO and LO.



AC Electrical Characteristics

 $V_{BIAS}(V_{CC}, V_{BS}) = 15V$, $V_{SS} = COM$, $C_L = 1000 \text{ pF}$, and $T_A = 25 \text{ °C}$ unless otherwise specified.

Symbol	Parameter	Conditions	MIN	ТҮР	MAX	Unit
ton	Turn-on propagation delay	V _s = 0V		220	300	
toff	Turn-off propagation delay	V _s = 0 V or 600V		200	280	-
tdm on	Delay matchng t _{ON -} t _{OFF}			0	30	
t _r	Turn-on rise time	V _s = 0V		100	220	ns
t _f	Turn-off fall time			35	80	
		R _{DT} = 0W	400	540	680	-
t _{DT}	Deadtime: tot lo-нo & tot нo-lo	R _{DT} = 200kW, <i>NOTE5</i>	4	5	6	ms
		R _{DT} = 0W		0	60	
t mdt	Deadtime matching = tpт lo-но - tpт нo-lo	R _{DT} = 200kW		0	600	ns

NOTE5 Guaranteed by design, not tested in production



ADVANCE INFO TF21084A

Half Bridge Driver

Timing Waveforms







Figure 1. Input / Output Timing Diagram












Figure 3. Switching Time Waveform Definitions



Package Dimensions (SOIC-14N)

TF Semiconductor Solutions







Please contact support@tfsemi.com for package availability.

ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE NOTED NOTES:

- 1. "D" & "E" ARE REFERENCE DATUMS AND DO NOT INCLUDE MOLD FLASH OR
- PROTRUSION. MOLD FLASH OR PROTRUSION SHALL NOT EXCEED 6 MILS PER SIDE. 2. "N" IS THE NUMBER OF TERMINAL POSITIONS.
- 3. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN 3 MIL! (
 SEATING PLANE) OUTGOING ASSEMBLY & 4 MILS AFTER TEST.
- 4. THE BOTTOM PACKAGE LEAD SIDE MAY BE BIGGER THAN THE TOP PACKAGE LEAD SIDE BY 4 MILS (2 MILS PER SIDE). BOTTOM PACKAGE DIMENSION SHALL FOLLOW DIMENSION STATED IN THIS DRAWING.
- 5. THE BOTTOM EJECTOR PIN CONTAINS COUNTRY OF ORIGIN "INDO" AND MOLD ID. (REFER TO TABLE FOR OPTION).
- 6. THIS DRAWING CONFORMS TO JEDEC REF. MS-012 REV. E





- [MGP	MOLD	6
- 1	N	DV	ARIATI	ION	STAN	DARD	MAT	RIX
	N	MIN	NOM	мах	PIN 1 I.D.	EJECT PIN	PIN 1 I.D.	EJECT
t	08	0.189	0.193	0.196	N	i/A	YES	YES
1	14	0.337	0.339	0.344	YES	NO	YES	YES
	16	0.386	0.390	0.393	N	i/A	YES	YES





Package Dimensions (PDIP-14)






Note: Drawing conforms to jedec ref. MS-001 rev D

Please contact support@tfsemi.com for package availability.

ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE NOTED





Revision History

Rev.	Change	Owner	Date
1.0	First release, AI datasheet	Duke Walton	1/17/19

Important Notice

TF Semiconductor Solutions (TFSS) PRODUCTS ARE NEITHER DESIGNED NOR INTENDED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS UNLESS THE SPECIFIC TFSS PRODUCTS ARE SPECIFICALLY DESIGNATED BY TFSS FOR SUCH USE. BUYERS ACKNOWLEDGE AND AGREE THAT ANY SUCH USE OF TFSS PRODUCTS WHICH TFSS HAS NOT DESIGNATED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS IS SOLELY AT THE BUYER'S RISK.

TFSS assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using TFSS products.

Resale of TFSS products or services with statements different from or beyond the parameters stated by TFSS for that product or service voids all express and any implied warranties for the associated TFSS product or service. TFSS is not responsible or liable for any such statements.

©2014 TFSS. All Rights Reserved. Information and data in this document are owned by TFSS wholly and may not be edited,

reproduced, or redistributed in any way without the express written consent from TFSS. For additional information please

contact support@tfsemi.com or visit www.tfsemi.com